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ABSTRACT
In recent years, silicon nanowires (SiNW) have generated great interest for the fabrication 
of nanometre-scale transistors, thermoelectric devices, solar cells, and biological/chemical 
sensors. SiNWs, with minimum diameter ~10 nm, and lengths up to ~100  µm, may be 
prepared by a variety of growth, etching and high-resolution lithographic techniques. In 
particular,  metal-assisted  chemical  etching  (MACE)  provides  a  low-cost  method  of 
producing large arrays of high aspect ratio SiNWs. 
This thesis investigates field-effect transistors (FETs) using SiNWs prepared by MACE. 
Source/drain contacts to the FET are defined by titanium silicide. FETs using large-area 
back-gates are found to be dominated by Schottky barriers (SB) at the source and drain. 
The  ISD-VSD and  ISD-VBG characteristics are determined by thermionic emission across the 
source SB, which may be lowered by the image-force potential, and by the local electric 
field  generated  by the  source/drain  and gate  potentials.  These  results  demonstrate  that 
complete FET operation may be obtained by considering only the effect of SB lowering.
An inverted-channel SiNW FET is also presented, where the characteristics are determined 
by both the contact SBs and the inversion layer in the NW. After subtracting the effect of 
the SBs from the data,  a long-channel  MOSFET model  is  used to find the field-effect 
electron  mobility μFE ~100  cm2/Vs.  FETs  using  parallel  arrays  of  SiNWs  are  also 
investigated. These devices show similar source/drain relationship to single SiNW devices, 
but a weakened gate dependence, attributed to the aggregate response of multiple SiNWs 
in parallel. Low-temperature measurements of these multi-wire devices from 300K to 20K 
are used to extract the effective SB heights.
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CHAPTER 1:   INTRODUCTION
Chapter 1
Introduction
For 40 years, the rapid pace of technological innovation in the field of electronics has held 
true to Moore's law, increasing transistor density whilst reducing feature sizes. While the 
semiconductor  industry  has  largely  focused  on  scaling  of  device  geometry  from  its 
inception, this focus has in recent years begun to shift. As identified by the International 
Technology Roadmap for Semiconductors  (ITRS),  research on shrinking CMOS has in 
recent years begun to move into equivalent scaling, whereby the introduction of innovative 
design and materials has become the driver of future growth. 
Figure 1.1: 40 years  of  transistor  down-scaling according to  Moore's  Law [Source: 
Intel Corporation].
Nano-structured materials have in recent years emerged as an area that can offer novel 
solutions to the problems faced by continued CMOS down-scaling. Defined as structures 
with features in the nanometre scale, this group of materials encompass a wide range of 
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structures from nanowires1 and nanochains2, to nanotubes3 and nanodots4, and many more. 
These  are  fabricated  with  a  diverse  range  of  techniques  and  in  a  host  of  different 
semiconducting materials.  The specific improvements offered by this class of materials 
stem from a  change  in  physical  behaviour  at  the  nanoscale.  In  many  cases,  quantum 
confinement  in  the  semiconductor  caused  by  the  reduced  feature  size  in  one  or  more 
dimensions  can  lead  to  size-dependant  physical  properties5,6.  Here,  the  continuum  of 
available energy states typical of bulk materials can no longer be assumed as confinement 
introduces discrete energy states, which in turn lead to novel physical behaviour. In other 
cases, the introduction of a hugely increased surface to volume ratio can lead to novel 
behaviour as the influence of surface effects  becomes similarly increased7.  Overall,  the 
new structures have been shown to exhibit many improvements in their optical8, electrical9 
and mechanical10 properties from their bulk values, and importantly often offer the ability 
to control these properties as a function of their structure, and as such their fabrication 
process.
Figure 1.2: TEM  images  of  examples  of  nano-structured  materials.  (a)  silicon  
nanowire1, (b) multi-wall carbon nanotubes3 and (c) silicon nanochains2.
Within  this  class  of  nano-materials,  nanowires  in  particular  stand  out  as  a  particularly 
attractive  structure.  With  diameters  of the order  of 100 nm and below,  and lengths  of 
typically 1 to 100 μm, nanowires represent one of the single most investigated areas of 
nanostructured  materials  today.  Offering  a  ready-made,  well  defined  one  dimensional 
conduction channel, nanowires make the ideal basis for electronic devices. Additionally, 
quantum confinement in the lateral dimensions leads to alterations of the material's band 
structure,  and allows for control over the wire's electrical  and optoelectronic properties 
critical to predictable device function. A wide range of group IV, III/V, II/VI materials11 
have been successfully used to create semiconductor nanowires of varying structure. These 
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nanowires  can  be grown as  both a  single  material  homogeneous  structure1,  and multi-
material axial12 and radial heterostructures13, allowing for the creation of device function at 
the fabrication stage, such as the light emitting nanowire in Figure 1.3(b) & (c), removing 
the need for high resolution lithography.
Figure 1.3 (a)  TEM image  of  ultra-thin  3.8  nm  diameter  Silicon  Nanowire  grown 
along the <110> direction1. (b) HAADF STEM images of light-emitting GaP/GaAsP/GaP 
nanowire  heterostructure,  with  (b)  XEDS line  scan  of  the  nanowire  clearly  revealing  
GaAsP segment12. Scale bars are 5 nm, 500 nm, and 200 nm respectively.
While a wide range of materials have been investigated for nanowire fabrication, silicon in 
particular  is  the most attractive.  As it  already forms the basis of large scale integrated 
circuit technology and plays a central role in the semiconductor industry, the integration of 
silicon into existing production systems is significantly easier than that of other materials. 
Due  to  its  central  role  in  industry,  its  physical  behaviour  and  interaction  with  other 
materials is also better understood, further simplifying its usage. 
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1.1 Aims and research goals
The main objective of this thesis is to investigate the electronic conduction mechanisms 
within silicon nanowires (SiNWs) prepared by metal-assisted chemical etching (MACE). 
This novel fabrication method has emerged in recent years as a simple, low-cost method to 
create  very large numbers  of aligned SiNWs. These NWs offer a unique mesopourous 
morphology and several major advantages over the majority of NWs studied in literature 
(and detailed within the literature review). The etching method allows for a large aspect 
ratio (~3000), an easily known crystal orientation, and doping control as a basic function of 
the source wafer doping. Current research into the electrical  behaviour of these MACE 
prepared  NWs  has  been  limited,  with  little  research  performed  into  their  conduction 
properties. Interest in their application in thermoelectric and solar cell devices is growing, 
therefore this knowledge will be of great assistance to further work.
The first goal of this thesis is then to formulate an optimum electrical contact to individual 
MACE prepared SiNWs. With this contact design, conducting NWs will then be electro-
statically gated in order to create NWFETs. These NWFETs will be extensively studied in 
order to explore the conduction mechanisms that dominate within the devices.
1.2 Outline of thesis
This thesis is divided into 10 chapters, each of which are outlined here:
Chapter 2: The literature review surveys past and present work in the field of SiNWs. The 
basic  principles  and  capabilities  of  NW  fabrication  are  presented  alongside  their 
application in electronic, sensing, solar and thermoelectric devices. 
Chapter  3:  An  overview  of  current  theoretical  modelling  of  SiNWs  is  then  given, 
followed by detailed derivations of the theoretical underpinnings of the transport across 
SBs, which determines the behaviour of the majority of the work presented in this thesis.
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Chapter 4: The NW MACE fabrication methodology is presented in this chapter together 
with analysis of the NW morphology. The FET fabrication methods using both sputtered 
metal  and thermally evaporated metal  are then presented along with an analysis  of the 
issues encountered during fabrication.
Chapter 5: The full development process for the creation of successful device contacts is 
then  discussed,  with  preliminary  analysis  of  un-gated  SiNW  devices  presented  and 
analysed to determine the contact quality.
Chapter 6: The final, titanium silicide based contacts are then investigated using a typical 
device  in  this  chapter.  A  detailed  analytical  thermionic  emission  model  is  developed 
throughout  this  chapter.  A further  four-point  probe  device  is  then  presented  to  further 
investigate and confirm aspects of this model.
Chapter  7:  A unique,  inverted  SiNW FET of  identical  construction  is  presented  and 
analysed  in  Chapter  7.  Its  performance  is  analysed  using  the  long-channel  MOSFET 
model, and is used to extract device and NW characteristics. 
Chapter 8: A new, parallel multi-NW device is presented in this chapter. These multi-wire 
devices are measured both at room-temperature, as with previous devices, and at a range of 
temperatures down to 30K.
Chapter 9: Finally the transport equations formulated in Chapter 6 are explored, with the 
effect of the various experimental variables simulated and used to further confirm aspects 
of the experimental data of Chapters 6 and 8.
Chapter 10: The conclusions for this thesis and the recommendation for future work are 
then presented in Chapter 10.
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Chapter 2
Literature Review
This  chapter  reviews the current  state  of research into fabrication and usage of silicon 
nanowires (SiNWs) in electronic devices. Various methods of fabrication are first briefly 
introduced,  with  each  fabrication  and  growth  mechanism  explained  in  detail.  The 
application of SiNWs in electronic devices is then reviewed. Finally the use of SiNWs in 
further device applications is examined.
2.1 Nanowire fabrication
2.1.1 Introduction
The  fabrication  of  SiNWs  can  be  achieved  through  a  variety  of  widely  differing 
techniques. At the broadest level we can separate these into two categories, the ‘top-down’ 
and ‘bottom-up’ approaches. 
In  general,  ‘top-down’  techniques  refer  to  the  use  of  a  series  of  externally  defined 
templates and fabrication steps using standard wafer processing. With respect to nanowires 
(NWs), this commonly uses an electron-beam for definition of the NW pattern16,17 to a 
range of features down to ~10 nm in diameter. The use of electron-beam lithography has 
the immediate advantage of allowing for precisely defined device geometry. However this 
comes  at  the  cost  of  fabrication  speed,  as  each  device  must  be  defined  in  turn. 
Additionally,  the definition of NWs using optical lithography is also possible, but must 
make use of a subsequent chemical/plasma etch to achieve diameters of ~10 nm or less18-20.
In contrast, ‘bottom-up’ methods encompass those techniques that exploit the chemical and 
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mechanical  properties of molecules  or nano-particles  to  self-organize,  or self-assemble, 
into some useful arrangement.  As this  rather  general  definition includes  a much wider 
range  of  differing  procedures,  it  is  helpful  to  group  them  according  to  phase  of  the 
precursor molecules/particles, i.e. vapour-phase and liquid-phase.
As the current level of device research has reached the nanometre regime and novel device 
geometries such as the FINFET21 can arguably be described as nanowire devices, I will at 
this point limit the literature review solely to ‘bottom-up’ techniques. Description of ‘top-
down’  techniques  would  encompass  not  only  individually  patterned  nanowires,  but 
FINFET-like devices and other novel nano-device geometries with nanowire-like layout, 
both beyond the scope of this review. 
2.1.2 Vapour-phase techniques
Growth from the vapour-phase describes those methods whereby the species required for 
wire formation begin in the gaseous phase. The method with which this phase is formed 
varies across a wide range of techniques, e.g. laser ablation22, chemical vapour deposition 
(CVD)1 and thermal evaporation23 being some notable examples. High levels of size and 
shape control  have successfully been demonstrated by the majority of these techniques 
using careful control of precursor and experimental variables. Of particular note, Lieber et  
al have successfully grown single-crystal SiNWs with diameters ~3 nm1 and length 
~1 mm24 using a CVD technique with gold seed catalysts. Although there are a wide range 
of techniques within this subset, only two separate synthesis mechanisms are of particular 
interest, vapour-liquid-solid growth, and to a lesser extent oxide-assisted growth.
Vapour Liquid Solid (VLS) mechanism
Originally proposed by Wagner et al25 the VLS mechanism is centred on the use of liquid-
phase  metal  nano-particles  (NPs)  as  a  template  for  the  self-assembly  of  SiNWs.  As  a 
process, it can be split into three distinct stages, NP formation, silicon precipitation and 
NW deposition. Although an array of metals have been successfully used as the metal NPs, 
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I will focus here on gold. The general principle is identical  across the range of metals. 
Additionally, gold is most commonly used due to its low temperature silicon eutectic, and 
its chemically unreactive behaviour.
Figure 2.1: (a) Sequential  ETEM image sequence of Au–Si system exposed to disilane 
gas as a vapour silicon source. Onset of SiNW nucleation highlighted26. (b) TEM image of  
single VLS grown SiNW27.
The NP formation stage describes the formation of the individual NPs that will initiate NW 
growth. This can be achieved by mechanical processes such as laser ablation28, whereby a 
high-energy  laser  forms  an  aerosol  of  NPs  by  direct  evaporation.  Alternatively  direct 
thermal  annealing  of  a  thin  metal  film  can  be  used29 where  a  metal  film  becomes 
discontinuous at high temperature and forms discrete metal ‘islands’ or NPs. Size control is 
moderately low between these two techniques, with a range of NP sizes fabricated during 
processing. However direct annealing does have the advantage of the ability to pre-pattern 
the  seed  metal  film in  the  desired  location.  Alternatively,  the  NPs  can  be  formed  by 
chemical  synthesis,  of  which there  exist  an extremely wide range of methods30,31. Size 
control is  significantly improved in this scheme, with the added ability for post-growth 
filtration and separation before NP application. However, as the NPs are grown separate 
from the NW growth environment, patterned application presents additional difficulty. 
Once the NP is formed/deposited,  the next stage is for the liquid NP to alloy with the 
gaseous reactants at high temperature26. Under suitable growth conditions, the carrier gas 
decomposes into silicon vapour, which in turn diffuses into the metal NP. Once the NP 
absorbs sufficient silicon and reaches supersaturation, the silicon precipitates at the liquid-
solid interface. Here, the NP acts as a template for the further deposition, inhibiting lateral 
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growth. The final stage is then reached, where subsequent silicon is precipitated to the 
liquid-solid interface and a NW is extruded.
Figure 2.2: Schematic diagram of the VLS mechanism for Au catalysed SiNW growth.  
(a)  Liquid  droplet  of  Catalyst  Au  deposited  on  Si  substrate.  (b)  Si  decomposes  from 
reactant gases, alloys with the Au NP, and once supersaturation is achieved, precipitates  
at liquid Au/solid Si substrate interface. (c) Continued precipitation at the L-S interface 
drives 1D wire growth.
The nature of this mechanism allows full control of the wire dimensions. Diameter control 
can be attained via manipulation of the NP size32, whilst length control can be achieved via 
growth time and temperature23. 
Once  wire  growth  is  complete,  the  metal  catalyst  remains  in  place  as  an  undesired 
impurity, in particular gold which acts as a deep trap33. Removal can then be extremely 
difficult,  made more so by the fact that  some gold may diffuse onto the SiNW during 
fabrication. Hertog et al34 have demonstrated that gold surface diffusion can be inhibited 
by increased adsorption of silane on the NW sidewall, at low temperature (≤500°C) and 
sufficient partial silane pressure (≥1 mbar). However, these conditions exclude some of the 
processes for the growth of ultra-thin wires1. It is then possible to utilise an appropriate metal 
that will subsequently be used as the contact for the NW, such as copper35, or aluminium36. 
On-device growth of VLS SiNWs has yet to have been integrated into CMOS compatible 
processing due to excessive growth temperatures. Some success has been demonstrated by 
Renard et al35, using both a copper catalyst and an fabrication temperature as low as 400°C, 
however this utilises the VSS mechanism, a variant of VLS whereby the temperature is 
sufficiently low for the liquid phase to exist as a solid.
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Oxide assisted growth
The  oxide  assisted  growth  mechanism relies  on  silicon  oxide,  not  metal  catalysts,  for 
growth. As originally proposed by  Zhang et al37,  SiOx nano-clusters are deposited on a 
substrate and strong Si-Si bonds are formed between un-bonded silicon from the nano-
clusters, and silicon on the substrate, limiting cluster motion on the surface. Internally, the 
SiOx nano-clusters begin to recrystallise as silicon, expelling oxygen. The oxygen in turn 
diffuses to the wire surface and forms an inert oxide sheath, halting further grow on the 
wire edge. Meanwhile dangling silicon bonds on the tip surface absorb additional reactive 
nano-clusters,  resulting  in  SiNW  1D  growth  in  <110>  or  <112>  direction  and,  less 
frequently, in the <100> or <111> direction. The basic principle behind this mechanism 
was later confirmed as Zhang et al38 demonstrated that for silicon monoxide clusters (SiO)n 
for n > 5, it is energetically favourable for a silicon core/oxide shell system to form, and 
that due to high chemical reactivity, for multiple clusters to coalesce easily.
Figure 2.3: Schematic Diagram of Oxide-Assisted Growth Mechanism for SiNW growth  
as proposed by Zhang et al37. (a) An SiOx nano-cluster is deposited on an Si substrate and 
begins internal Si crystallisation. (b) Expulsion of oxygen to the surface creates an SiO2 
sheath,  inhibiting  lateral  growth,  whilst  the  highly  reactive  SiOx tip  ‘collects’  (SiO)n 
clusters, promoting 1D growth . (c) TEM of individual OAG SiNW37.
As a distinct  growth mechanism,  OAG provides the opportunity for controllable,  high-
yield nano-wire growth, without the presence of an undesirable metal catalyst. The NWs 
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can be grown ultra-thin, with diameters of 1 nm successfully reported39. Similarity in wire 
synthesis methodology allows the OAG method to coexist with that of the more traditional 
metal-catalyst  VLS  approach40.  However,  despite  these  advantages  over  VLS,  many 
problems remain. The oxide shell, whose removal is required for good electrical contact to 
be made, is significantly thicker, with as much as 1/3 of the SiNW diameter reported39.  
Nanochains  are  often  grown  alongside  SiNWs23,  and  their  electrical  behaviour  is 
significantly different from ordinary SiNWs41. Finally the OAG method does not allow for 
any controlled growth at specified positions on the target substrate. SiNW fabricated by 
this method must be grown separately and transported to the required substrate, a problem 
which must be overcome if this method is to be considered for device integration.
2.1.3 Liquid-phase techniques
SiNW growth from solution, although comparatively less well-researched field, provides 
an  alternative  approach  to  the  controlled  synthesis  of  SiNWs.  Past  success  with  the 
chemical  synthesis  of  semiconductor  nanocrystals42,43 suggested  the  possibility  of  both 
accurate  size  control  and  good  crystallinity  for  the  synthesis  of  SiNWs  using  related 
techniques. In this section the focus is on two of the most promising techniques currently 
pursued for the fabrication of SiNWs, supercritical fluid-liquid-solid synthesis and metal 
assisted chemical etching.
Supercritical fluid-liquid-solid synthesis
Essentially a variant of the VLS growth mechanism, this method sources the NW silicon 
not from a precursor gas, but from the degradation of a host solvent. As the metal-silicon 
eutectic is at  sufficient temperature to boil  conventional  solvents (e.g. Au:Si eutectic = 
363°C), the pressure must be increased to obtain solution in a supercritical state. This state 
allows the seed NCs to remain distributed throughout the solvent,  which would not be 
possible if the solvent were to vaporise.
Nanowires created in this process can be defect free, low diameter (4-5 nm) and have an 
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orientation controlled by reaction pressure44. While their enhanced size control is certainly 
an advantage, this technique has major drawbacks compared to both the VLS and OAG 
mechanisms. The metal NC seed particle is an unwanted impurity that proves difficult to 
remove, and due to the solution based methodology, NWs cannot be grown at the device 
site but must be grown separate from the target device. Whilst the high levels of control 
may make this process attractive for bulk fabrication of SiNWs, its varied drawbacks still 
stand in the way of useful integration into larger device processing.
Metal assisted chemical etching
In more recent years, Metal Assisted Chemical Etching (MACE) has emerged as a simple 
catalytic etching technique that provides high yield, low-cost SiNWs. First demonstrated 
by Peng  et  al45,  this  technique  uses  a  combination  of  electroless  metal  deposition  and 
hydrofluoric acid (HF) etching to fabricate large-area arrays of ordered NWs. Here, the 
complex  temperature  and  pressure  controlled  environments  required  in  other  growth 
mechanisms are not necessary, and only basic chemical processing at room temperature 
and pressures is required.
The MACE process uses electroless metal deposition and NW etching through a galvanic 
displacement reaction, where both anodic and cathodic processes46 occur simultaneously at 
the silicon surface. Silver reduces on the silicon surface (cathodic reaction), supplied with 
electrons by the oxidation of the surface silicon atoms (anodic reaction).   However, the 
exact nature of this reaction is as yet still somewhat unclear, with two primary mechanisms 
proposed and observed experimentally for an aqueous AgNO3/HF system47:
a) Silver deposits  on the silicon surface (Figure 2.4(a))  as evenly spaced nuclei.  Each 
nucleus acts together with the surrounding silicon to form a nano-electrolytic cell. The 
nuclei  act  as  the  cathodes,  and  the  surrounding  silicon  as  the  anode  in  an 
electrochemical  redox46 reaction  (Figure  2.4(b)).  The natural  tendency for  nuclei  to 
merge  into  a  continuous  film is  inhibited  here  by  the  growth  of  a  silver  dendrite 
network,  consuming  large  quantities  of  excess  silver  in  the  solution  that  would 
otherwise  form a  film.  The  nano-electrolytic  cells  then  continue  to  react,  with  the 
oxidised (electron supplying) silicon local to the silver nuclei preferentially etched over 
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that which completes the electron path and forms the cathode. This cathode becomes a 
continuous column of silicon as the surrounding anode is etched, forming the NWs 
(Figure 2.4(c)).
Figure 2.4: Outline of proposed MACE etching mechanism.  (a) Ag deposits on the Si  
surface by electroless deposition and (b) proceeds to act as a cathode in a localised redox 
reaction . (c) Preferential etching of the locally oxidised Si leads to SiNW formation .
b) Silver deposits  on the silicon surface as evenly spaced nuclei.  The silver and local 
silicon take part in a localised redox reaction, with the silver nuclei taking up electrons 
from the underlying silicon. Excessive oxidation of the silicon beneath the nuclei leads 
to the local formation of SiO2 (Figure 2.5(b)) which is immediately etched by the HF 
solution (Figure 2.5(c)). The silver nuclei then sink into the pit formed by the etched 
SiO2. As this process continues, the nuclei sinks further into the substrate creating a 
large cylindrical hole. As the nuclei etch in straight lines along the [100] plane48,  the 
nuclei create a large array of holes in parallel.  Partial overlap and close vicinity of 
these holes within the silicon leads to the creation of the NW array (Figure 2.5(d)).
Figure 2.5: Outline of second proposed MACE etching mechanism. (a) Ag deposits on  
the Si surface by electroless deposition and (b) proceeds oxidise local Si in a localised 
redox reaction. (c) Preferential etching of the oxidised Si allows the Ag to sink further into 
the substrate and (d) form SiNWs with the remaining Si .
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This  etching  technique  creates  a  densely  packed  array  of  parallel  SiNWs,  loosely 
resembling a ‘forest’ as can be seen in Figure 2.6(a). Whilst control of the NW length is a 
simple matter  of etching time,  some diameter  control  can be achieved by control  over 
AgNO3 and HF concentrations49. The NW diameter can range from ~20 – 300 nm and have 
been fabricated with lengths up to ~150 μm14,50.
Figure 2.6: (a) SEM image of MACE prepared SiNW array cross section51. (b) TEM 
image of individual SiNW. Surface is noticeably rough, however inset diffraction pattern 
indicates the NW is single crystalline. Scale bars are 10μm and 200nm respectively.
Nanowires fabricated using this  technique differ  significantly in their  morphology.  The 
NW growth mechanisms listed in Section 2.1.2 produce highly crystalline SiNWs with 
either a thin amorphous native oxide shell of < 5 nm28, or in the case of OAG, a shell as 
great as 1/3 of the wire diameter39.  Nanowires etched by this method however have in 
addition to a thin native oxide, a surface which can range from mild roughness, ~1 nm 
through ~20 nm roughness, to completely porous silicon52. An immediate disadvantage of 
this  roughness  is  one of  reduced mobility;  the  rough surface  would  provide  increased 
scattering  near  the  wire  surface  and  a  higher  density  of  traps,  both  interfering  with 
conduction. Although excessive roughness is a disadvantage for high electrical mobility, it 
does in fact contribute to a significantly decreased thermal conductivity and a significant 
improvement  in  thermoelectric  performance  over  bulk  silicon14.  This  enhanced 
thermoelectric performance, considered together with the low-cost of bulk production, has 
raised considerable interest in this technique.
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2.2 Field effect transistors
We now discuss  the  integration  and usage  of  SiNWs in  electronic  devices.  The  most 
typical and widely used device that can be constructed from homogeneous doped SiNWs is 
a field effect  transistor (FET).  In its most  basic configuration,  this  consists  of a single 
SiNW contacted at each end by a metal contact with some form of gate electrode in close 
proximity. The gate electrode is typically either a large-area gate consisting of the substrate 
over which the NW is deposited, or a separately deposited gate over the NW. The gate 
creates an electric field within the NW and will control its conduction in a manner similar 
to a planar FET, by modulating the carrier concentration in the NW. 
The first SiNW devices constructed in this manner demonstrated clear gated behaviour53, 
however the I-V characteristics were dissimilar to planar MOSFET behaviour in that  a 
large drain threshold was observed and performance was reduced at lower temperatures. 
Follow  up  work  by  Yu  et  al54 revealed  through  further  temperature  dependant 
measurements that, in this particular system, the device current was dominated by tunnel 
current through Schottky barriers present at the contacts. This suggested that the non-linear 
response  seen  in  SiNW FETs  was  likely  due  to  Schottky  barriers  at  the  source/drain 
contacts, and not due to any MOSFET-like saturation in the nanowire channel. Both these 
and further work by Yui  et al55 demonstrated that ohmic contacts were entirely possible, 
with the result being linear, gateable I-V characteristics. 
Figure 2.7: (a) SEM image of an SiNW device with 20nm diameter NW and Ni contacts.  
(b)  Ids-Vds characteristics  of  pictured  device  at  Vgs of  5V,  0V  and  -5V.  (c)  Ids –  Vgs 
characterisation of same device at Vds = 1V56.
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Further  refinements  to  SiNW FET fabrication  were  made,  with  contact  annealing  and 
surface passivation57 used to increase FET characteristics. This culminated in the use of n-
type SiNWs by Zheng et al56 to achieve a peak transconductance value of 1400 nS and a 
peak  mobility  value  of  270  cm2V-1S-1,  comparable  to  high  performance  planar  silicon 
devices. However the use of the planar MOSFET model to extract these parameters may 
not  be  valid  for  the  SiNW FET system  due  to  large  differences  in  device  geometry. 
Therefore to adequately explore this issue we need to consider NWFET characterisation 
and figures-of-merit.
Figure 2.8: Electrical  characteristics50 of  a  Si  NWFET  using  SiNWs  prepared  by 
MACE. (a) Ids–Vds characteristics of the device measured at Vgs from 5 to -5V in steps of  
-1V. (b) Ids–Vg characteristics at Vds = 200 mV. 
One of the most common figure of merit associated with NW FETs is transconductance 
(gm), the ratio of the change in output current (IDS) to a change in input voltage (VGS). From 
this value one can use the standard long channel MOSFET model58 to extract the carrier 
mobility (μ) from the linear regime of the FET:
(2.1)
where VDS is the drain/source voltage, COX is the gate oxide capacitance of the device, and 
L is the channel length. This assumes a charge sheet model for the inversion layer within 
the MOSFET. This is valid for a planar MOSFET but not for a NWFET. For an ideal 
NWFET configuration,  where  the  gate  is  wrapped  around  the  nanowire,  an  analytical 
solution can be attempted. The solution given by Soreé  et al59 gives a significantly more 
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complex  equation  than  that  of  Equation  (2.1),  from  which  extraction  of  mobility  is 
challenging.  Furthermore,  an  analytical  solution  to  the  more  common  back-gate 
configuration is difficult. As the system is no longer symmetric about the central NW axis, 
the  full  3D solution  is  more  complex,  lending  itself  instead  to  a  discrete  computation 
solution. Thus, when a comparison is made between a planar MOSFET and a NWFET 
using   transconductance,  the  subsequent  extraction  and  comparison  of  mobility  in  a 
NWFET using Equation (2.1) will likely be incorrect and not a useful number for use in 
any further physical calculations.
If we consider again the mobility value claimed by Zheng et al56 we can now see that its 
usage in comparison to planar devices, or as a physical value is likely limited. Later work 
by Appenzeller  et al60 further emphasises this fact, as they found that significant change 
was made to extracted mobility value using Equation (2.1) by annealing the source/drain 
contacts. If the contacts were ohmic as they appeared to be, and the device characteristics 
were due to MOSFET-like channel  pinching,  then the annealing would have no major 
effect outside of the linear region. Furthermore, Appenzeller found that in simulating the 
system, MOSFET-like I-V characteristics could be created by simply varying the Schottky 
barrier  height at the contacts.  He concluded that it  is likely impossible to deduce from 
experimental  data  whether  contact  effects  are  present  in  a  NWFET.  This  would make 
extraction of the carrier mobility in a SiNW FET, by eliminating the effect of the contacts, 
very difficult.
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2.3 Other applications
In addition to the basic electrical devices mentioned previously, SiNWs have been used in 
a wide variety of applications. The unique characteristics afforded by the morphology of 
the  NW  has  attracted  significant  interest  in  a  wide  range  of  applications  such  as 
chemical/biological sensors, thermoelectricity and solar cells.
2.3.1 Chemical and biological sensors.
Semiconducting materials have been long used for the purpose of chemical and biological 
sensing. It was demonstrated as early as 196261 that the conductance change of various 
semiconducting thin films due to the adsorption and desorption of gases to their surfaces 
could be used as the basis of a sensing device. Here, the binding of chemical/biological 
species to the solid surface alters  the local electrical  characteristics by the depletion or 
accumulation of carriers within the bulk, as electrons are exchanged at the bonding site. If 
the  local  carrier  concentration  in  the  channel  of  an  FET  is  influenced  by  the 
chemical/biological species in this manner, one can create a chemical/biological sensor. 
Planar FET technology can be configured to create such a device by the replacement of the 
gate electrode by a surface for the sensing of chemical/biological species. One of the more 
common  configurations  uses  a  solution  and  an  ion-selective  membrane  for  the  gate 
electrode,  creating  the  Ion-Sensitive  Field-Effect  Transistor  (ISFET)62,63.  Electron 
exchange  occurs  at  the  ion-selective  membrane,  inducing  a  potential  at  the  gate  as  a 
function of the ion concentration in the solution, in turn controlling the FET channel.
The  second  common  configuration  relies  only  on  bonding  of  the  chemical/biological 
species to the gate insulator.  The bound species exchange electrons with the channel as 
described earlier. By the use of chemical receptors pre-bonded to the insulator surface, one 
can allow the bonding of only specific species. The sensitivity of this device is limited in 
planar configurations as only the surface region is depleted. In this regard, SiNWs present 
notable advantage over planar devices. Due to their approximately cylindrical shape, the 
surface  of  the  device  effectively  surrounds  the  bulk,  greatly  increasing  the  surface  to 
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volume ratio. The presence of bonded species on the NW surface can then influence the 
carrier concentration at significantly higher degree than in planar devices. This increase in 
sensitivity  has  been  successfully  demonstrated  by  both  Cui  et  al64, with  detection  of 
streptavidin (a protein used in the detection of cancer antigens) down to the picomolar 
concentration range, and Stern et al65 with the detection of 100 femtomolar concentrations 
of antibodies.
A range of different  SiNWs have been used to create chemical/biological  sensors with 
varying  levels  of  sensitivity.  Biological  sensors  fabricated  using  gold  catalysed  VLS66 
display the highest  sensitivity and fastest  response, with near real-time measurement of 
individual virus particles. Silicon nanowire chemical sensors fabricated using OAG7 and 
MACE50 also  display high levels  of sensitivity to gas exposure,  however are markedly 
slower in their response, operating over time scales of the order of 10's of minutes. This 
slower response is most likely due to the differing environment surrounding the sensor, as 
the  virus  load  is  suspended  in  solution  and  binds  to  a  specific  antibody,  whereas  the 
chemical sensors are exposed to various gases, and molecules bind to the SiO2 surface. The 
relative speed of these two binding mechanisms most likely accounts for the disparity. 
Figure 2.9: (a) Schematic  of  a biotin-modified  SiNW for  streptavidin  detection64.  (b) 
Conductance – Time plot of biotin modified SiNW, with 250 nM streptavidin added to the  
buffer  solution  in  region  2.  (c)  Conductance–Time  plot  of  un-modified  SiNW,  with  
streptavidin added similarly in region 2.
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Zhou et al7 have demonstrated that the surface oxide acts as a shielding barrier to charge 
transfer at the surface and can greatly impede sensor capability. This will create variation 
in sensor quality between the varying fabrication methods for SiNWs, from the thin native 
layer of VLS SiNWs to the thick, rough mesopourous silicon and SiO2 layer on MACE 
NWs. The latter creating a thicker shielding barrier layer and accounts for a slow response 
in comparison with oxide-assisted SiNWs.
2.3.2 Solar Cells
One area which has shown enormous interest both research and industrial, is solar energy. 
Most commonly based upon a large area p-n junction, when a photon impacts the surface 
of  a  photovoltaic  device,  there  is  a  chance that  it  will  be absorbed by the silicon and 
generate current. If the energy of that absorbed photon is larger than the silicon band gap, 
an  electron  from the  valence  band  is  excited  into  the  conduction  band  and  a  hole  is 
generated in the valence band (see Figure 2.10). Carriers generated in the  n and  p-type 
regions move by diffusion in the doped regions and drift through the depletion region at 
the  p-n interface  in  the  directions  marked  in  Figure  2.10.  In  this  manner  a  current  is 
established, powered by absorbed photons.
Figure 2.10: Energy-band diagram of photon generation of electron-hole pair in p-type 
region of p-n junction solar cell.
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Photovoltaic solar cells have proved to be extremely flexible in their usage, ranging from 
small-scale  application  in satellite  technology and residential  power generation,  to  vast 
megawatt  solar power generating plants.  Throughout all these applications,  the primary 
requirements are low cost, high reliability, and high efficiency. Balancing these issues for 
such a varied set of environments has driven the creation of a wide range of configurations 
from low-cost commercial amorphous silicon cells with ~5% efficiency67 to research on 
high-cost multi-junction cells with ~40% efficiency. 
It  is  in  this  environment  that  SiNW-based  photovoltaics  has  started  to  offer  new 
opportunities to solve the efficiency and cost issues of the available range of photovoltaic 
cells. However, in order for the SiNWs to first behave as photovoltaic devices, the creation 
of a p-n junction is necessary. To achieve this, the SiNW must be treated in some manner, 
either by careful control of growth conditions13 or post growth surface processing68. While 
a longitudinal junction is possible, as demonstrated in the previous examples13,68 the radial 
junction  is  the  more  suitable  configuration  for  a  photovoltaic  device.  Here,  the  1-D 
longitudinal NW axis provides a large length over which photon absorption can occur. This 
is uniquely decoupled from charge transport in the radial configuration as charge carriers 
can diffuse laterally in the  p-n junction over the short distance of the NW radius. Thus, 
high levels  of photon absorption are maintained,  while simultaneously charge diffusion 
lengths remain small, suppressing unwanted recombination events.
Figure 2.11: (a) Schematic and (b) SEM image of a p-i-n radial junction SiNW13.  (c)  
Dark  and  light  I–V  curves  of  p-i-n  photovoltaic  device  under  air  mass  1.5  global  
illumination.
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Modelling of the radial  p-n junction69 has revealed major improvement  in efficiency is 
possible, however the recombination rate must not be too high, otherwise improvement 
over planar devices with be marginal. Furthermore, as measured by Peng  et al68, carrier 
lifetime and diffusion length is significantly reduced in SiNW arrays  in comparison to 
planar  silicon  wafer  values.  This  is  attributed  to  the  ultra-high  surface  area  and  the 
presence of significant surface defects, and is likely an unavoidable consequence of the use 
of  SiNWs.  While  this  may  be  mitigated  with  surface  treatment,  it  will  likely  inhibit 
efficiency, both in regard to the negation of the model predicted enhancement, and due to 
significant unwanted recombination due to surface defects. As demonstrated by Tian et al13 
individual VLS grown,  radial junction SiNWs are capable of 3.4% efficiency at 1 solar 
equivalent illumination. Whilst the efficiency is most likely low in this experiment due to 
the surface recombination issues, this demonstrates that as a device, SiNWs can provide 
extremely compact power generation.
Also  of  note  is  another  particular  advantage  afforded  by  a  close  packed  SiNW array 
configuration, low reflectance. High aspect ratio, high surface area and close packing cause 
repeated reflections as photons are incident between NWs70, causing extremely high anti-
reflectivity. With low reflectance, fewer photons are lost before absorption, and efficiency 
is  enhanced.  Using  an  SiNW array  prepared  using  MACE,  Peng  et al68 measured  an 
average 2% reflectance over a wide spectral bandwidth from 300 to 1000 nm. In addition 
to the previously listed scattering effects, here MACE processing likely introduces sub-
wavelength scattering from the enhanced surface roughness.  The boost in efficiency is 
demonstrated  with a  measured  9.31% efficiency for the large  area array,  however  one 
should note that this value is still significantly short of planar devices due largely to the 
surface recombination issues.
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2.3.3 Thermoelectricity
Recently,  NWs have  attracted  attention  for  the development  of  thermoelectric  devices. 
Based upon the thermoelectric effect, when a piece of material is subjected to a thermal 
gradient,  charge  carriers  will  tend  to  diffuse  from  the  hot  region  to  the  cold  region, 
thermally inducing a current. A single piece of material, for example a piece of silicon, will 
merely reach an equilibrium state,  however in an arrangement  such as that  outlined in 
Figure  2.12,  the diffusion  of  holes  in  the  p-type  material  and electrons  in  the  n-type 
material  can  be  effectively  combined  to  create  a  constant  current,  driven  by  the  heat 
differential.
From this basic understanding of the principles of a thermoelectric device, we can begin to 
understand the 'figure of merit' used to describe the viability of a thermoelectric material. 
This number is the dimensionless parameter ZT = σS2/λ, where σ is electrical conductivity, 
S is the Seebeck coefficient, and λ is the thermal conductivity. A value of 1 is considered 
good,  whilst  the  highest  reported  values  are  currently  in  the  region  of  2-371.  By  this 
measure, bulk silicon has a ZT ≈ 0.0172 and is a poor candidate for thermoelectric devices. 
Efforts to increase ZT then run into difficulty as increases made to electrical conductivity 
or the Seebeck coefficient tend to increase thermal conductivity.
Figure 2.12: Schematic diagram of basic principles of the thermoelectric effect.
It  has been shown that use of nanostructed materials  can offer a viable avenue for the 
increasing of  ZT73.  This is because the mean free length of phonons is of the order of 
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hundreds of nanometres, but that of electrons is 10 nm and less. In a nanostructure of the 
order  to  10  -  100 nm,  phonon  movement  is  then  impeded  without  hindering  electron 
current. Hochbaum et al14 have demonstrated  ZT = 0.6 at room temperature using 50 nm 
diameter SiNWs prepared using MACE, whilst Boukai et al74 have demonstrated ZT = 1 at 
200K using 20 nm diameter SiNWs prepared using the thin-film growth based 'SNAP'75 
process. This work of Hochbaum is of particular interest as the large surface roughness 
~5 nm may introduce addition ZT enhancement through efficient phonon scattering, further 
increasing improvement from the use of nanowires. 
Figure 2.13: SEM image of a Pt-bonded MACE prepared SiNW14. Loops visible at both  
ends are resistive  and sensing coils  to  control temperature gradient.  Scale  bar,  2 μm.  
(b)Single  SiNW  power  factor  (red  squares)  and  calculated  ZT  (blue  squares)  verses  
temperature.
The  use  of  SiNWs  has  the  immediate  advantage  of  using  existing  silicon  processing 
technology, significantly lowering costs associated with these devices. While not ready yet 
for commercial application, results from research show the promise of SiNW application 
as thermoelectric materials. Further modelling performed by Shi et al76 suggests also that 
control over NW diameter and doping levels are also possible avenues for increasing ZT.
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2.4 Summary
A review of the basic principles and capabilities of SiNW fabrication has been presented 
in  addition  to  applications  of  SiNWs  in  electronic,  sensing,  solar  and  thermoelectric 
devices. A variety of vapour and liquid-phase fabrication techniques are available for the 
manufacture of crystalline SiNWs, with each individual method offering a unique set of 
advantages and disadvantages. Of particular note is the recently conceived, liquid-phase 
technique  of  metal-assisted  chemical  etching,  around which  the  work  of  this  thesis  is 
centred. This low-cost, high yield fabrication technology utilises electroless deposition of 
Ag nano-particles to catalyse Si etching and create large area arrays of SiNWs.
Use of SiNWs in electronic devices has been extensive in recent years,  with individual 
NWFET  performance  reported  at  a  similar  level  to  high-performance  planar  FETs. 
Characterisation  of  these  devices  however  often  utilises  planar  device  models  for  the 
extraction  of  physical  parameters,  leading  to  potential  inaccuracies  from the change in 
device geometry. Full analysis of the electrical behaviour of a cylindrical NW device and 
further  experimental  NWFET analysis  have  both  revealed  that  the  situation  is  in  fact 
significantly more complex than the planar system, with the latter revealing that contact 
dominated SB behaviour can mimic a planar FET I-V response. 
Finally, use of SiNWs in sensing, solar and thermoelectric applications has been revealed 
to be both widespread and successful. In particular, MACE prepared SiNWs have shown 
particular  promise  in  solar  and  thermoelectric  devices,  with  enhanced  anti-reflectivity 
boosting  solar  properties  and  efficient  phonon  scattering  coupled  with  high  electrical 
conductivity leading to promising thermoelectric behaviour.
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Chapter 3
Carrier transport across SB contacts
Field  effect  transistors  based  upon SiNWs often  display current-voltage  characteristics 
similar to planar MOSFETs77,56, with well-defined linear and saturation regions, and similar 
gate control. Further analysis of these characteristics often show good agreement with the 
long channel  FET model78,  and for  this  reason,  conduction through the SiNW may be 
assumed to be due to similar mechanisms to the planar MOSFET. According to this model, 
the current through the SiNW in the linear  ILIN and saturation  ISAT region is given by the 
following equations:
(3.1)
(3.2)
Where W is the device width, L the channel length, µ is the carrier mobility, COX the oxide 
capacitance,  VG the  applied  gate  voltage,  VT the  gate  threshold  voltage,  and  VD is  the 
applied  drain-source  voltage.  From  this  assumption,  physical  values  such  as  carrier 
mobility are then extracted56 and used for comparison against conventional planar devices. 
However, as noted by Appenzeller  et al60, for scaled SiNW FETs,  ballistic transport with 
Schottky barrier contacts can result in similar I-V characteristics. Therefore care must be 
taken  to  ensure  that  the  I-V characteristics  are  in  fact  due  to  the  drift  and  diffusion 
mechanisms in MOSFET-like conduction.
Separate  to  experimental  fabrication  of  SiNW FETs,  significant  work  has  been  done 
investigating  simulation  of  conduction  within  NWs.  Unlike  conventional  planar 
MOSFETs, whose conduction behaviour can be modelled analytically by a 2D channel, the 
charge and potential distribution within a SiNW must be considered over its entire bulk. 
Thus,  a  3D simulation is  required to  accurately model  the  NW behaviour.  A common 
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technique here is  to solve the 3D Poisson's equation self-consistently with the relevant 
transport equation using a non-equilibrium Green's function (NEGF) approach79. By this 
method,  current-voltage  characteristics  of  SiNW  systems  have  been  successfully 
simulated80,  with  the  capability  now  to  include  perturbative  effects  such  as  surface 
roughness and discrete defects81.
Conduction through SiNWs then tends to be considered in one of several regimes. Carrier 
transport  can  simply  be  considered  using  long  channel  MOSFET theory,  whereby we 
assume a  straightforward  balance  between drift  and  diffusion  currents  to  solve  current 
transport in a 2D inversion layer. Alternatively, we can consider the full 3D system by use 
of  the  Poisson  equation  and  the  appropriate  transport  equations,  solved  using  NGEF 
methods. Separate to both these extremes is  an additional consideration for conduction 
through  SiNW  systems.  As  noted  by  Appenzeller et  al82,  the  NW  may  be  strongly 
influenced by the contacts. As we are dealing with nanoscale systems with a large amount 
of defects in the contact regions, ohmic contacts are very difficult to create, much more so 
than in planar systems which can have significantly better surface and interface control. 
For this reason we assume that the metal-semiconductor (M-S) interface will most likely 
play  a  significant  role  in  the  determination  of  the  I-V characteristics  of  any  devices 
constructed  using  the  MACE  prepared  SiNWs  utilised  in  this  thesis.  The  remaining 
sections of this chapter will then provide an overview of the theory relevant to conduction 
in a M-S contact.
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3.1 Metal semiconductor contacts
As described by Appenzeller et al82 the conduction behaviour of individual SiNW FETs is 
often dominated by the behaviour of the metal semiconductor interface at the source/drain 
contacts.  Therefore,  it  is important to understand the underlying mechanisms by which 
electrons can be transported across this interface. For example, if we consider an  n-type 
semiconductor isolated from a nearby metal with a larger work function (Figure 3.1(a)) we 
note the mismatch in Fermi levels. If these are then brought into direct contact (Figure 
3.1(b), with applied bias V), electrons will be exchanged and force the two Fermi levels into 
coincidence. This modification of carrier density in proximity to the interface is then reflected 
in bending of the conduction and valence band edges upward, forming a potential barrier φB. 
Figure 3.1: (a) Isolated metal and semiconductor regions. (b) Metal and semiconductor  
regions in perfect contact with applied bias V. Electron quasi-Fermi level according to  
diffusion theory(blue) and thermionic-emission theory(red).
For an electron to be transported across this Schottky barrier (SB) one of the four separate 
mechanisms must be used:
(1) Emission over the potential barrier from the semiconductor into the metal.
(2) Quantum-mechanical tunnelling through the barrier.
(3) Electron-hole  recombination  in  the  space-charge  region  (the  region  near  the 
interface with non-constant carrier density and curved band edge).
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(4) Electron-hole  recombination  in  the  neutral  region  (the  region  within  the 
semiconductor at constant carrier density and flat band edge).
For  the silicon system we are  considering within this  thesis,  emission over  the barrier 
represents  the  most  likely  mechanism  to  dominate  the  conduction  characteristics. 
Quantum-mechanical tunnelling is small in comparison to emission and is not likely to 
dominate  unless  measured  at  low  temperatures.  Recombination  mechanisms  rely  on 
minority carrier diffusion for conduction and so will be significantly less than the majority 
carrier emission. 
Emission over the barrier can then be considered by three separate theories, according to 
the behaviour of the quasi-Fermi level for electrons in the semiconductor conduction band. 
Here, we define the quasi-Fermi level as the effective Fermi level for each carrier in a 
system  displaced  from  equilibrium.  Diffusion  theory  assumes  that  carrier  drift  and 
diffusion are significant,  and that  the concentration of carriers  at  the interface is  at  its 
equilibrium value and unaffected by any applied bias. This is equivalent to the quasi-Fermi 
level  at  the  interface  matching  that  of  the  metal  (highlighted  blue  in  Figure  3.1(b)). 
Thermionic-emission theory considers electrons emitted across the boundary not in thermal 
equilibrium, but as 'hot'  electrons which lose their energy to the lattice till their energy 
meets  that  of  the  conduction  electrons  within  the  metal.  As  these  'hot'  electrons  have 
energies that exceed the metal Fermi energy by the barrier height, the quasi-Fermi level is 
not required to meet the metal at the interface (highlighted in red Figure 3.1(b)). The third 
theory, thermionic-diffusion theory, is a combination of both of these mechanisms. 
As the interface is abrupt and the offset between the band energy levels between the metal 
and  semiconductor  are  large,  thermionic-emission  will  likely  be  the  determining 
conduction mechanism. Therefore we will consider only the Thermionic emission theory 
as it will likely be sufficient to model conduction within this system.
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3.1.1 Thermionic emission
This theory58,83 states that any electrons with an energy larger than that of the potential 
barrier φB, and with a velocity v in the direction of that barrier, will cross the interface from 
one material to the next. As such, the shape of the barrier has no influence and only the 
barrier height  φB is considered. The derivation as given by Sze et  al58 is expanded in this 
section.  Current  density  from  the  semiconductor  to  the  metal  is  then  the  sum  of  all 
electrons  with  energy  larger  than  EF +  eφB (the  minimum  to  overcome  the  barrier) 
multiplied by their velocity in the direction of transport vx.
(3.3)
We then calculate the the infinitesimal change in density of particles dn as given by:
(3.4)
where  G(E)  is  the  density  of  states  in  the  silicon  conduction  band  and  F(E)  is  the 
distribution of energy of the carriers. To calculate the density of states we approximate an 
infinite square well  potential,  of width  Lwell,  for an individual electron with a parabolic 
dispersion relationship. This gives a series of solutions with the wave-numbers, k,  for each 
axis given by the following relationship:
(3.5)
and similarly for the y and z axes. If we consider these solutions over three dimensional k-
space, each solution will occupy a cubic volume, side  π/LWell.  Therefore, the number of 
solutions N that have a wave-vector magnitude k or less will be equal to volume swept by a 
vector magnitude k divided by the volume of an individual solution. This is then multiplied 
by 2 for electron spin degeneracy.
(3.6)
We then calculate G(E) by expanding the differential,
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(3.7)
By assuming a parabolic dispersion relationship with an effective mass m* to account for 
the presence of the crystal lattice, we then calculate:
(3.8a)
(3.8b)
Substituting equation (3.8) and the differential of equation (3.6) into equation (3.7):
(3.9)
This becomes the following in the conduction band as the minimum energy is now EC,
(3.10)
To calculate the distribution of energy of the carriers, we approximate that a Maxwell-
Boltzmann  distribution  is  valid  at  this  temperature.  This  assumption  is  made  as  the 
minimum energy of the conduction carriers must be significantly larger than the Fermi-
level  to  overcome the barrier  potential  φB ,  ensuring that  the energies  of the modelled 
electrons are at an effective temperature significantly above 300K.
(3.11)
Combining equation (3.10) and (3.11) Gives,
(3.12)
If we then assume all electron energy in the conduction band to be kinetic:
(3.13)
47
G E  = 1
LWell
3
dN
dE
= 1
LWell
3
dN
dk
dk
dE
dE
dk
= ℏ
2 k
m∗
, k =  2m
∗E
ℏ
E k =ℏ
2 k 2
2m∗
GE  = 42m
∗3 /2
h3
E
F E  ≈ exp− E−E Fk B T 
GE  = 42m
∗3 /2
h3
E−EC
dn = 42m
∗3 /2
h3
E−EC exp− E−ECek B T dE
E−EC=
1
2
m∗v2 , dE = m∗ vdv
CHAPTER 3:   CARRIER TRANSPORT ACROSS SB CONTACTS
Substituting equation (3.13) into equation (3.12) then gives
(3.14)
We then expand the velocity v into its Cartesian coordinates
(3.15)
and use the spherical to Cartesian coordinate transformation 
(3.16)
Substituting equations (3.14),(3.15) and (3.16) into (3.3) we can calculate JS→M
 
(3.17)
We note here that the energy limits to the original equation (3.3) have been modified to the 
velocity v0x. This modified limit is applied only to the x-direction, as there are no boundary 
conditions considered on directions perpendicular to the barrier. This velocity then must be 
sufficient for an electron in the semiconductor to possess the energy required to overcome 
the barrier φB .
(3.18)
Substituting this into equation (3.17) gives
(3.19)
We treat the current flowing from the metal to the semiconductor in a similar manner. As 
the barrier height is unaffected by the bias on the metal side of the interface, we treat the 
current density as equivalent to equation (3.19) where V = 0V.
48
dn = 2m∗h 
3
exp− e k BT exp− m
∗ v2
2kB T 4 v2 dv 
v2 = v x
2v y
2vz
2
4 v2 dv = dvx dv y dv z
J sm=2em∗h 
3
exp− ek B T ∫v0x
∞
vx exp−m∗v x22k B T dv x∫−∞
∞
exp−m∗v y22k BT dv y∫−∞
∞
exp− m∗v z22k BT dvz
= 4 em∗k B2h3 T 2exp− ek B T exp−m
∗v0x
2
2k B T 
1
2
m∗ v0x
2 = e B−−V 
J sm =  4em∗k B2h3 T 2 exp− eBk BT exp eVk BT 
CHAPTER 3:   CARRIER TRANSPORT ACROSS SB CONTACTS
(3.20)
Summing equations (3.19) and (3.20) then gives the total current density
(3.21)
where
3.1.2 Barrier height modification
We have till  now treated the barrier  height as a constant with relation to applied bias. 
However, with more careful examination we find that this cannot be the case. A multitude 
of physical effects can modify the barrier height, however we shall consider the two most 
prominent for a simple M-S interface, image-force lowering and field-dependant lowering. 
Whilst  image-force  lowering  takes  into  account  only  a  single  specific  effect,  field-
dependence  is  a  more  general  approximation  which  we  will  use  to  satisfy  the  more 
complex modifications to the barrier height.
Depletion approximation
The barrier lowering mechanisms explored in this chapter interact with the SB in a manner 
that requires knowledge of the shape in addition to the height of the barrier. This would 
ordinarily be a complex task, however as these mechanisms occur only in close proximity 
to the interface, we find that an approximation is possible. We choose the field due to the 
barrier to be a constant equal to the maximum field at the surface EMAX. To find this value 
we  model  the  charge  distribution  at  the  interface  by  use  of  depletion  approximation, 
whereby we assume the simplified charge distribution at the interface outlined in Figure 
3.2.
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Figure 3.2: Depletion region approximation for p-type semiconductor (x > 0) metal (x < 
0) interface showing (a) charge density, (b) electric field, and (c) potential plots.
Using Gauss's law to relate the charge density of Figure 3.2(a) to the electric field we 
calculate
             using (3.22)
We can then integrate this field to obtain the potential within the depletion region.
             using (3.23)
Substituting equation (3.22) into (3.23), we then calculate the field at the surface
(3.24)
According the the energy band diagram in Figure 3.1(b), we then set φ(0) = (φB – V – ξ – 
kT/e),  where  φB  is  the  total  barrier  height,  V the  applied  barrier  voltage  and  ξ is  the 
difference between the Fermi-level and the conduction band edge. We have also subtracted 
a  kT/e term  as  a  small  correction58 introduced  by  considering  the  majority  carrier 
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distribution in the previous set of calculations. Here, the majority carrier distribution tail 
within the depletion region causes a slight lowering of the electron density at the edge of 
the depletion region (marked by the dotted line in Figure 3.1(a)). The maximum field at the 
surface according to the depletion approximation is then given by
(3.25)
Image force lowering
The electric field generated by the majority of electrons within the semiconductor crystal 
lattice is ordinarily of no consequence to the interface. With a Debye screening length in 
silicon of high doping level (~1019  cm-3) ~ 1 nm, electrons at a distance further than this 
length do not interact with the interface. However, if an electron were to exist within this 
range its electric field would interact with that of the barrier and modify its height. To 
calculate this effect we first consider the case of an electron at a distance x from a metal. 
The presence of an electron near the surface will induce a charge at the surface equivalent 
to the presence of an equal positive charge equidistant from the surface within the metal. 
The electrostatic force experience by the electron can then be calculated by Coulomb's 
Law with a charge separation of 2x,
(3.26)
The image-force potential is added to the potential energy due to the Schottky barrier in the 
manner displayed in Figure 3.3. As we are only concerned with the field in close proximity 
to the interface, we shall approximate the field due to the Schottky barrier as its maximum 
value within the depletion region EMAX.
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Figure 3.3: Schematic of Image force lowering of Schottky Barrier.
As displayed in Figure 3.3, the resulting barrier will have a maximum at  xm, where the 
Schottky barrier field approximation and the image potential are equal, giving
(3.27)
The total barrier lowering is then given by the height at the potential maximum at xm
(3.28)
Substituting for xm from equation (3.27) gives
(3.29)
We then use the depletion approximation described earlier to obtain a value for EMAX from 
equation (3.25) and substitute into equation (3.29).
(3.30)
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Field dependent lowering
There are several other mechanisms by which the barrier can be lowered. For example, the 
interface may be exceptionally clean, leading to penetration of the wave function of the 
conduction electrons in the metal into the forbidden region of the semiconductor, distorting 
the barrier in such a way as to reduce the barrier height. As utilised by Andrews et al84 in 
the  case  of  metal-silicide  Schottky contacts,  the  equilibrium charge  distribution  at  the 
interface  is  found  to  be  weakly  dependent  upon  the  electric  field.  Alternatively  the 
presence of an interfacial layer can also create a field dependent barrier lowering83. As a 
bias is applied, part of this voltage is dropped across the interfacial layer and will add 
directly  to  the  barrier  height  φB. In  such  a  manner,  the  barrier  height  then  becomes 
dependant upon the bias voltage. In either case the influence of the electric field on the 
barrier can be complex, however as the effect is generally small, an approximation can be 
made.  If  we  expand  the  unknown  complex  barrier  lowering  function  of  EMAX in  its 
Maclaurin series, and only consider the first  term, we can approximate the function as 
simply
 
(3.31)
3.2 Summary
This  chapter  presents  an  overview  of  the  theoretical  modelling  of  contact  dominated 
electron transport in NWFETs. The behaviour of M-S contacts is presented, in particular 
the  behaviour  of  the  SB  at  the  M-S  interface.  Electron  conduction  across  a  SB  by 
thermionic emission is derived according to the methods laid out by Sze et al58. Further SB 
behaviour  in  the  form of  barrier  lowering  mechanisms  are  also  derived.  Focussing  on 
image force lowering and electric field dependant lowering, both mechanisms depend on a 
calculation of the electric field at the interface, for which the depletion approximation of 
the charge distribution at the M-S interface is also presented.
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Chapter 4
Fabrication
This chapter  describes  the fabrication  methods developed for the preparation of SiNW 
arrays and FETs using single SiNWs. The MACE technique for the preparation of SiNWs 
used in this thesis is presented first. We discuss in detail the morphology of the resulting 
NW  array,  the  dispersion  of  NWs  from  this  array,  and  storage  of  the  NWs.  The 
morphology and structure of individual SiNWs is then investigated. A detailed description 
of  the  FET  fabrication  steps  is  then  given,  for  both  the  sputtered  and  the  thermally 
evaporated metal contacts used in this thesis. The fabrication issues associated with these 
processes are discussed. The complete process flow for the fabrication of a SiNW array, 
and the SiNW FET with thermally evaporated contacts are listed in Appendices A & B 
respectively, where detailed parameters are specified for each process step.
4.1 Silicon nanowire fabrication
4.1.1 Metal assisted chemical etching
For the preparation of the SiNWs used throughout this thesis, a metal assisted chemical 
etching (MACE) process was used. The silicon wafer used in this fabrication process was 
first prepared for subsequent NW etching by depositing an gold/chromium dual layer on 
the unpolished wafer backside. This layer acts as an etch block in subsequent processing 
and so the details of the layer thickness, quality  and deposition can vary insomuch as a 
continuous  film  is  deposited.  Additionally,  a  wafer  doping  concentration  is  chosen 
according to the desired application for the resulting SiNWs. Figure 4.1 below shows the 
outline of the fabrication procedure. 
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Figure 4.1: Overview of the major steps in the MACE fabrication of a SiNW array, with  
an SEM image (d) of the silver dendrites.  
The MACE process uses the following process steps. The wafer is  placed in 40 ml 1:1 
AgNO3/HF solution for approximately 10 minutes  at  room temperature (Figure 4.1(a)). 
While in solution several processes occur simultaneously, silver particles deposit on the 
substrate by electroless metal deposition (EMD), a network of silver dendrites grows from 
these particles as shown in Figure 4.1(d), and the silicon substrate is etched (Details of the 
EMD and etching process are discussed in Section 2.1.3). An oxidising agent in the form 
of  2  ml  1:10  ammonium  nitrate  NH4NO3:DI  water  is  then  added  (Figure  4.1(b))  to 
accelerate  silicon  etching.  This  solution  is  left  to  sit  at  room temperature  for  20-100 
minutes, depending on the desired NW length. The silver dendrite network, in contact with 
the silicon surface, acts as an etch template/mask, and leads to the etching of a ‘forest’ of 
SiNWs (Figure 4.2(a)). Finally the sample is immersed in nitric acid (HNO3) for several 
hours, to dissolve all the remaining silver, and then gently cleaned in DI water (Figure 
4.1(c)). 
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4.1.2 Silicon nanowire array
Figure 4.2: (a)  The  exposed  wafer  surface  is  etched  by  the  MACE  process.  (b)  A  
cleaved edge reveals a regular etching depth. (c) A magnified SEM image of the array  
shows large number of parallel SiNWs. A SiNW that has peeled away from the array is  
highlighted. (d) An optical image of the SiNW dispersed in IPA by ultrasonic agitation.
Figure 4.2 shows SEM images of a processed wafer immediately after NW etching. As can 
be  seen  in  Figure  4.2(a),  the  etched  SiNWs cover  the  entire  surface  of  the  processed 
silicon, producing very large numbers of SiNWs from a single processed piece of silicon 
wafer. This NW density of a typical sample is estimated as ~109 cm-2. From the cleaved 
edge in Figure 4.2(b), we can see that the etch depth is regular across the width of the 
wafer, with a variation in depth of approximately 5% of the total SiNW length. This length 
is controlled by the etch time and SiNW arrays have been successfully etched from ~20 μm 
– 150 μm. Further magnification in Figure 4.2(c) reveals a densely packed array of parallel 
SiNWs populate  the wafer surface.  From individual  SiNWs that  appear to have peeled 
away from the packed structure (marked in Figure 4.2(c)), we can characterised diameters 
down to <100 nm. However, we note that further estimation of SiNW diameters is difficult 
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in this arrangement.  Unless the NW is detached from the array,  we cannot distinguish 
between the absolute edge of an individual NW or an edge along a large NW of uneven 
cross-section.  To  facilitate  the  deposition  of  individual  NWs,  the  array  is  stored  in  a 
solution of isopropyl alcohol (IPA). This is then agitated in an ultrasonic bath to break the 
NWs from the array into the solution. The resulting suspension is shown in Figure 4.2(d).
 
4.1.3 Individual SiNW morphology
In  an  effort  to  investigate  the  morphology  of  individual  SiNWs,  the  NW arrays  were 
imaged using both high resolution field-emission scanning electron microscopy (FESEM) 
and transmission  electron microscopy (TEM). Figure 4.3(a) shows a FESEM image of 
MACE prepared SiNWs within a NW array.  Further  magnification  of a section of the 
SiNW surface is then shown in Figure 4.3(b). The surface roughness along the NWs is 
visible, particularly along the NW edge (Figure 4.3(b)) and may be as large as 10 nm.
Figure 4.3: High resolution FESEM images of MACE prepared SiNWs.
Figure 4.4 shows TEM images of selected SiNWs and shows the range of morphologies 
visible within a single NW array. Here, SiNWs were deposited directly from suspension in 
IPA onto a carbon TEM grid before imaging. Diameters of the imaged NWs ranged from 
50 nm – 200 nm, with lengths in excess of 100 μm, and a maximum aspect ratio ~3000. 
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The  morphology  of  the  SiNWs  differed  primarily  in  the  magnitude  of  their  surface 
roughness, which is characterised here by the maximum variation in the undulations visible 
at the SiNW edge. This varied from ~1 nm in Figure 4.4(a) to ~10 nm in Figure 4.4(c). 
Figure 4.4: High  resolution  TEM images  of  a  selection  of  MACE  prepared  SiNWs  
displaying the observed NW morphologies.
As  suggested  by  Hochbaum  et  al51, crystal  impurities  at  the  silicon  surface,  most 
commonly  associated  with  dopant  atoms,  may  serve  as  nucleation  sites  for  nano-pore 
formation. These sites behave as areas of preferential etching, initially creating small pores 
which expand in size to eventually overlap and create the uneven, rough SiNW surface 
seen  in  our  images.  We  may  investigate  this  model  for  uneven  surface  etching  by 
inspection  of  our  TEM  data.  We  first  observe  that  the  SiNW  in  Figure  4.4(b),  with 
moderate surface roughness, is covered in dark 'spots' in the TEM image. If we apply the 
model for nano-pore formation, we can then assume that these 'spots' are dopant sites with 
some additional etching of the surrounding silicon, such that they are visible in a TEM 
image. We note that this feature is common to the majority of the TEM-imaged SiNWs. 
These 'spots' are seen to increase in size and contrast with increasing surface roughness, in 
agreement with the dopant site etching model.
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Figure 4.5: (a) High resolution TEM images of  a single SiNW with the dopant sites  
within the highlighted area marked by yellow circles. (b) The volume of the SiNW assumed  
to contain the imaged dopant sites (relative scales exaggerated for clarity).
Figure 4.5 shows a TEM image of a SiNW with significant numbers of dark 'spots'. We 
hypothesise that these 'spots' are etched dopant sites on the SiNW surface. A fixed area of 
the  TEM image  is  then  outlined  in  the  figure  and the  etched  dopant  sites  within  are 
highlighted. A total of 67 sites are counted with the outlined section. We then assume that 
the dopant sites that are accessible by the etchant are those only within a small distance of 
the surface. This distance is approximated as the mean of the magnitude of the surface 
roughness, and is measured as ~ 2 nm. Finally we note that only the dopant sites on the 
upper surface of the SiNW will likely be visible due to the significant interference of the 
intervening silicon for the imaging of those on the lower side. As such we only consider 
the top half of the SiNW. Although we would expect a higher density of sites near the NW 
edge due to the approximately cylindrical  wire geometry,  we attribute  the lack  of  this 
effect to the random distribution of the sites. 
The total volume of this section of NW (as highlighted in Figure 4.5(b)) is calculated as 1.1 
× 10-23 m3. By dividing the number of observed 'spots' by the total volume of the SiNW 
encompassed  by only the  outer  radial  2  nm we then  calculate  an approximate  doping 
density of 6.2 × 1018  cm-3. This is in good agreement with the approximate doping of the 
SiNW source wafer, of 1018  cm-3 to 1019  cm-3,  and supports the suggestion that the pits 
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imaged here are in fact the silicon dopant sites. If so, we must consider that these dopants 
are likely removed in the etching process, leading to a reduced dopant density at the SiNW 
surface. Furthermore, there is likely to be an increased number of traps and dangling bonds 
on the surface, found along the sides of the nano-pores.
Figure 4.6: (a) High resolution TEM images of  a single SiNW edge with the lattice  
fringes clearly resolved. (b) Primitive cell for the Silicon diamond lattice with the [111]  
plane (green) and the [100] plane (red) marked.
The crystal planes of the SiNWs proved difficult to image due to the level of interference 
created by the surface roughness, and in the majority of images, e.g. those in Figure 4.4 
and 4.5, the planes cannot be resolved.  Figure 4.6 however,  shows a TEM image of a 
successfully  resolved  silicon  crystal  lattice  within  a  MACE  prepared  SiNW.  We  can 
clearly  see that  the SiNW is crystalline,  with a  thin 2 -  4 nm amorphous  layer  at  the 
surface, assumed to be the native oxide. As we know that the SiNWs are etched directly 
from the [100] substrate, in a direction perpendicular to the surface, we assume that the 
longitudinal SiNW axis lies along the [100] direction, that is marked in Figure 4.6(a). We 
measure  the  angle  between  the  visible  crystal  lattice  plane  and  the  [100]  direction  as 
approximately  35°.  Additionally  we  measure  the  perpendicular  distance  between 
successive  planes  as  approximately  0.315 nm.  If  we consider  the  primitive  cell  of  the 
silicon crystal lattice (Figure 4.6(b)), we can identify this plane as the [111] plane, with a 
35.3° angle between it and the [100] normal, and a plane separation of 0.3135 nm.
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4.2 FET fabrication
Several fabrication processes were utilised during development of the NWFET devices in 
this  thesis.  As  detailed  in  Chapter  5,  multiple  approaches  were  evaluated  in  order  to 
optimise  the  quality  of  the  electrical  contact  to  the  SiNWs.  The two major  processes, 
defined by their method of metal deposition, are detailed in this section, along with the 
major fabrication issues associated with each. Similarly, the choice of contact metal and 
the reasoning behind many of the individual processing steps within each process flow is 
detailed in Chapter 5.
4.2.1 Sputtered metal contact fabrication
Our NWFET devices were fabricated using a process similar to conventional fabrication 
techniques used in deposited NW device processing57,77. The SiNWs were deposited from 
solution  onto  an  insulating,  oxidised  substrate  and  contacts  were  then  lithographically 
defined and deposited over this. Sputter deposition was first chosen for deposition of the 
contact metal. This could provide high levels of control over film thickness, with a wide 
range of deposited metals, and enhanced adhesion in comparison with other methods, such 
as thermal evaporation. Optical lithography was used for contact pattern definition.
Substrate preparation
For all devices using sputtered metal contacts, a single process for the fabrication of the 
substrate wafer is utilised to ensure a standardised foundation. First, a p-type, low doped 
wafer (1×1015cm-3) wafer was selected as the base substrate. This was placed in a Carbolite 
RHF  1400 box furnace at 1100°C with a 1.5 litre/min O2 feed for 2.4 hours to grow a 
~200nm silicon dioxide layer over the entire wafer surface. The wafer was then ready for 
SiNW deposition, with the thick SiO2 layer acting as a non-conducting base layer for the 
device.
The next step in preparation of the standard substrate was deposition of the SiNWs. After 
fabrication,  the  SiNWs were dispersed in  an  IPA solution  for  storage,  as  described  in 
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Section 4.1.2. This solution was then dropped directly onto the substrate surface by pipette, 
and  the  IPA  allowed  to  evaporate  at  room  temperature.  The  result  was  a  random 
distribution of SiNWs scattered over the entire surface of the substrate. This was inspected 
visually under optical microscope to ensure an adequate SiNW density. Here, SiNWs of 
~100nm diameter were faint, but visible under maximum magnification. If the density was 
insufficient for metal contacts to be easily made to the NWs, more NWs were deposited. In 
order to define an optimal SiNW deposition density, we must consider the result of over-
population of SiNWs on the substrate.
Figure 4.7: (a)  An  example  of  the  issues  caused  by  over  deposition  of  SiNWs.  (b)  
Optimal SiNW surface density.
Figure  4.7(a)  shows  an  SEM  image  of  a  sputtered  metal  contact  fabricated  with  an 
excessively high SiNW density. Large ‘stacks’ of NWs can be seen to populate the surface 
of the substrate. These ‘stacks’ of SiNWs can lead to broken contacts (the issues associated 
with this  are  described  in  more  detail  in  Section  4.2.2).  As seen in  Figure 4.7(a),  the 
contact metal has failed to adhere to the majority of the dense NW network, breaking the 
metal contact track and rendering the device useless. With a less populated sample of near-
ideal density (Figure 4.7(b)), these issues are avoided. Here, the density is still sufficient to 
allow for successful NW alignment to the contact structure.
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Fabrication process flow 
The following section details the full process flow for the fabrication of electrical contacts 
to  SiNWs,  using  sputter  deposited  metal.  Figure  4.8(a)  shows  the  schematic  of  the 
completed device, and Figure 4.8(b) shows an SEM of a successfully fabricated example. 
Figure 4.9 outlines the fabrication process graphically. 
Figure 4.8: (a) Schematic of sputtered contacted SiNW device. (b) SEM of successfully  
contacted SiNW.
(a) A bare, lightly-doped p-type silicon wafer is placed in a Carbolite RHF 1400 box 
furnace at 1100°C with a 1.5 litre/min O2 flow for 2.4 hours to grow ~200 nm of 
thermal SiO2. A SiNW solution, prepared as described in Section 4.1.2, is dropped 
directly onto the surface and then allowed to evaporate at room temperature.
(b) Layers of the contact metal are sputtered over the entire wafer surface in a Nordiko 
RF sputtering system (NM-2000-T8-SE1). 
(c) In order to define contact features, a ~1μm film of Shipley S1813 photoresist is 
spun over  the wafer.  The  sample  is  then soft  baked at  90°C for 20 minutes  to 
reduce the remaining solvent content of the resist and improve its behaviour during 
processing. To ensure consistency between exposures, the wafers are allowed to 
cool for 20 minutes. 
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Figure 4.9: Step  by  step  schematic  of  the  process  flow for  SiNW FET fabrication  
utilising chemical wet etching.
(d) For  subsequent  UV  exposure,  a  Quintel  Q4000  mask  aligner  equipped  with  a 
broadband mercury arc lamp is used. Alignment of contact features to individual 
NWs is performed manually under the aligner microscope, with NWs of ~100 nm 
diameter faint, but visible, at maximum magnification. The exposed wafer is then 
developed in Microposit MF-319 developer for ~40 seconds at room temperature. 
This dissolves the exposed areas of the resist, leaving the contact areas behind to 
act  as  an  etch  mask.  The  wafer  is  then  hard  baked  on  a  120°C  hotplate for 
25  minutes  to  harden  the  remaining  resist  against  attack  from subsequent  etch 
chemicals.
(e) The wafer is then immersed in the etch solution required for the particular metal/s 
used (Table 4.1).  After  each etch,  the wafer is  immersed in two separate  room 
temperature DI water baths to remove unwanted, excess etchant.
(f) With  the  contact  metal  is  fully  defined,  the  wafer  is  immersed  in  a  bath  of 
Microposit Remover 1165 at 65°C for 5 minutes, to dissolve the remaining resist.
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TABLE 4.1
DEPOSITED METALS AND ETCH CHEMISTRY
Material
Etchant
Chemical Ratio
Al
H3PO4 4
CH2COOH 4
HNO3 1
Au
KI 4
I 1
DI water 40
Cr
(NH4)2Ce(NO3)6 7
CH3COOH 3
DI water 23
4.2.2 Sputtered metal contact fabrication issues
The fabrication process described in the previous section was successful in defining the 
basic features of the contacts, and providing electrical contact to the SiNWs. The quality of 
the  successful  devices  was  however  low,  leading  to  the  eventual  replacement  of  this 
process with an improved system detailed later in this chapter. Certain issues arose during 
the development of this process and also persisted up until the replacement of the process 
by thermally evaporated contacts. These problems are discussed in detail in this section.
Incomplete Contact Coverage
On preliminary optical inspection, the lithographic process appeared to be successful for 
defining the features  required of the device  contacts.  However,  examination  in a SEM 
revealed incomplete pattern transfer in some devices. As can be seen in the highlighted 
areas of the sample in Figure 4.10(a), the gold/chromium film deposited in this particular 
device  did  not  fully  cover  some NWs,  appearing  to  have  either  been  removed  during 
processing or to not have been deposited correctly. This small gap in the contact pattern 
lead to a break in the electrical contact to this NW, and to any further along the contact 
track, rendering these contacts useless.
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SEM and optical imagery of the wafer were performed at each step in the process flow in 
order  to  further  investigate  this  issue.  SEM  images  taken  immediately  after  metal 
deposition revealed that the preliminary metal coverage was complete, with no voids or 
breakages present in the film. Subsequent optical imaging of samples before final removal 
of  the  photoresist  (Figure  4.10(b))  showed the resist  layer  intact,  with  the metal  layer 
removed in proximity to the SiNW underneath. We can therefore conclude that the missing 
metal has been removed by the etchant, which has penetrated beneath the resist layer. This 
effect was visible across all metals and etchants using this fabrication process, eliminating 
an individual chemical reaction as the source of the issue. Given the relative simplicity of 
the device environment, with no excess heating, surface treatments, or any material other 
than the metal and the SiNW present in the fabrication process, this effect was attributed to 
incomplete photoresist wetting. Here, we postulate that as the photoresist flowed over the 
surface of the SiNW, it was unable to fully wet the overhang between the SiNW and the 
substrate, and did not flow fully into this void (Figure 4.10(c)). This would then create 
channels  for  the  etchant  to  penetrate   under  the  photoresist,  removing  the  metal  in 
proximity to the SiNW and creating the pattern of metal removal seen in Figure 4.10(a).
Figure 4.10: (a)  SEM  image  of  SiNW  with  contact  film  breakages  highlighted..(b)  
Optical  microscope  image  of  a  separate  sample  before  remaining  resist  has  been  
removed . (c) Schematic of proposed photoresist NW coverage voids.
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In order to resolve this issue, the surface wetting would need to be enhanced, and to do so 
would require one of three basic techniques. Here, the surface could be modified, the resist 
could  be  modified,  or  energy  could  be  supplied  externally  to  aid  wetting.  Surface 
modification was immediately rejected due to the high sensitivity of the SiNWs to surface 
states,  likely  creating  problems  in  the  electrical  performance  of  the  NWs.  Resist 
modification  was  deemed  infeasible  without  thinning  the  resist  to  an  extent  whereby 
photoresist processing would no longer be possible. External energy input in the form of 
ultrasonic agitation was attempted, however this was found to dislodge SiNWs from the 
substrate surface, destroying the sample.
Contact shorting
Electrical characterisation of devices constructed using sputtered metal contacts revealed 
that  a  significant  number  (>15%)  were  operating  as  low-resistance  electrical  shorts. 
Inspection of these devices in a SEM revealed the situation seen in Figure 4.11. In this 
figure, we can see that the metal etch had been unsuccessful in fully removing unwanted 
metal between contacts. This effect was found to occur only in close proximity to large 
‘clumps’ of NWs. Further optical imaging of samples prior to removal of the photoresist 
proved inconclusive, as the photoresist could not be visually distinguished from the large 
NW ‘clump’. 
Figure 4.11: SEM image of contacted SiNW with extensive shorting between contacts.
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One would expect that in the proximity of exceptionally large SiNWs 'clumps', the issue of 
incomplete coverage outlined earlier would be greater and lead to more over-etching of the 
metal. Instead, we find that significantly less metal is etched. In order understand this we 
must take note of the feature size of both the SiNW clump and the contact tracks. At 3 μm 
width, the contacts  seen in Figure 4.11 are the minimum feature size capable of being 
resolved with this apparatus. As such the contact image pattern is of poor focus at this 
scale. The increase in the resist height by ~5 μm over a SiNW 'clump' was then sufficient 
to  de-focus  the  projected  pattern  image  to  a  level  able  to  inhibit  successful  pattern 
definition. Therefore we attribute this shorting problem to the de-focussing of the pattern 
image caused by the interference of exceptionally large, unwanted features in the pattern 
field.
One solution to this issue would be to remove these larger 'clumps' from the SiNW solution 
by a process of filtering. Use of a centrifuge to separate the larger, heavier 'clumps' from 
the ordinary SiNWs was likely to damage and/or break the SiNWs considerably and so was 
not attempted. An ordinary filter was also unsuitable as the exceptional length of the NWs 
would cause them to catch in the filter. Some success was found in reducing the number of 
SiNW 'clumps' with an increase in the doping of the source wafer, however more work is 
needed to investigate this.
4.2.3 Thermally evaporated metal contacts
Due to the poor quality and the variety of fabrication issues encountered with sputtered 
metal contacts, a fabrication process using thermally evaporated contacts was adopted. The 
central  improvement  of  this  process  centred  around  deposition  of  the  metal  over  the 
photoresist. This allowed for the resist to be dissolved and the ‘lift-off’ of unwanted metal 
into solution,  removing the need for  a  metal  etchant  and solving  contact  shorting  and 
breakage issues. However, in order to ensure successful ‘lift-off’, two major alterations 
were made to the fabrication process.
1. Use of thermal evaporation for metal deposition: Sputter coating results in metal 
deposition at a wide range of angles, coating all surfaces evenly. This leads to metal 
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deposition on the resist  side-walls  and a  near continuous film from the defined 
contact areas to the surrounding resist. Once the photoresist is dissolved, the metal 
outside of the contact areas, now floating free, would break away from the contact 
metal, leaving either a jagged trailing edge, or inhibiting ‘lift-off’ altogether (both 
visible in Figure 4.12).  To avoid these issues, thermal evaporation was chosen as a 
deposition method. It is highly directional, and allows for deposition normal to the 
surface, reducing side-wall deposition and increasing contact feature quality.
Figure 4.12: SEM image of failed lift-off of sputter-coated gold layer.
2. Multi  Layer  Resist:  Side-wall  deposition would be near-zero with a sharp resist 
edge and thermal evaporated metal. However, in normal operating conditions, the 
photoresist edge is significantly rounded, allowing for some side-wall deposition. 
Therefore,  an  addition  underlayer  was  added  to  allow  for  the  formation  of  an 
undercut. With correct processing, this introduces a significant overhang of the top 
resist  layer,  introducing  a  large  air  gap between the metal  deposited within the 
contact area and that deposited over the resist, ensuring successful ‘lift-off’.
Substrate Preparation
Further alterations were made to the underlying substrate in order to improve the devices. 
Firstly the substrate silicon could be used as a large-area back-gate for the devices. In view 
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of  this,  the  oxide  thickness  was  lowered  to  ~150  nm by a  reduction  in  the  substrate 
oxidation time from 2.4 hrs to 2 hrs. This reduced oxide thickness allows a larger electric 
field at the SiNW due to the bias applied to the substrate, allowing for device back-gating.
Deposition  of  the  SiNWs  remained  unchanged,  with  dispersal  from IPA.  In  order  to 
alleviate  the  charging  issues  encountered  in  the  devices  discussed  in  Chapter  6,  an 
additional SiNW oxidation step was also added. Immediately after SiNW deposition, the 
sample was oxidised again for 10 minutes at 1100°C to form a thin < 5 nm thermal SiO2 
layer.  This  short  step  serves  primarily  to  passivate  the  SiNW  surface  by  filling  any 
dangling Si bonds and to present a comparatively inert  SiO2  surface to the surrounding 
environment.
Fabrication workflow
The improved fabrication process using thermally evaporated metal contacts is described 
in detail below. This process flow describes the basics steps required for the deposition of a 
single metal layer. Figure 4.13(a) shows the schematic of a completed dual-gated device, 
and  Figure  4.13(b)  shows  an  SEM of  a  successfully  fabricated  example.  Figure  4.14 
outlines the fabrication process graphically.
Figure 4.13: (a)  Schematic  of  thermally  evaporated contact,  dual-gated SiNW device.  
Marked contacts are drain (D), source (S), top-gate (TG), and back-gate (BG). (b) SEM of  
successfully contacted SiNW.
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(a) As before, a ~200 nm thermal oxide is grown on a lightly-doped  p-type silicon 
wafer. The SiNW solution is dropped onto the surface and allowed to evaporate. 
The wafer is  then placed  in a  Carbolite  RHF 1400 box furnace at 850°C with a 
2 litre/min O2 flow for 10 minutes. This grows a thin <5 nm thermal SiO2 layer that 
acts to passivate the SiNW surface. 
(b) A ~300 nm film of MicroChem LOR 3A resist is spun onto the wafer and soft-
baked on a hotplate at 170°C for 5 minutes. This layer is not photosensitive, but is 
used later to create an undercut to enhance metal lift-off. Once allowed to cool un-
aided for 5 minutes, a ~1 μm Shipley S1813 photoresist is spun over the wafer. The 
sample is then soft baked on a 115°C hotplate for 2 minutes and allowed to cool for 
a further 5 minutes
(c)
Figure 4.14: Schematic  of  process  flow for  SiNW FET fabrication  utilising  thermally  
evaporated metal  lift-off.
(c) The wafer is exposed to UV light to define the new contact pattern. The exposed 
wafer is then developed in Microposit MF-319 developer for ~40 seconds at room 
temperature. This developing time is calibrated to allow removal of the exposed 
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S1813 areas only,  leaving the LOR 3A layer  beneath relatively untouched. The 
wafer is then baked on a 125°C hotplate for 5 minutes to harden the photoresist 
against  further  development,  but  leaving  the  LOR  3A  layer  soluble  in  the 
developer.
(d) After cooling for 5 minutes, the wafer is then immersed at room temperature in 
MF-319 photoresist developer for 90 seconds, to undercut the contact features by 
approximated 1 μm. This process dissolves the contact areas, exposing them for 
later metal  deposition.  The wafer is then dipped in a buffered hydrofluoric acid 
solution (BHF) for 20 seconds, and rinsed carefully in two separate DI water baths 
to remove any excess BHF. The remaining regions of resist layers act as an etch 
mask and ensure that only those sections of the SiNWs directly within the contact 
areas have their native oxide layer removed. 
(e) The  wafer  is  then  immediately  placed  into  an  Edwards  Auto  306  thermal 
evaporator for deposition of the contact metal at ~2×10-6 mbar. The desired contact 
metal/s are then evaporated onto the wafer.
(f) With  the  metal  now deposited,  the  wafer  is  immersed  in  a  bath  of  Microposit 
Remover 1165 at 65°C for 30 mintues to dissolve the remaining resist layers and 
lift-off unwanted metal. After 30 minutes, to aid lift-off, the wafer is gently agitated 
with a jet of liquid using a pipette. The wafer is then rinsed briefly in a separate 
bath of 1165 and IPA to remove any unwanted material.
Titanium silicide contact processing
Through  further  investigation  into  devices  fabricated  using  varied  contact  metals  and 
deposition types, it was decided that a titanium silicide contact should be used to better 
contact the SiNWs. In order to form this we first deposit a thin ~40 nm layer of titanium 
according  to  the  workflow detailed  above.  This  is  then  annealed  at  700°C in  a  rapid 
thermal annealer (RTA) for a period of 30 seconds. The titanium and silicon will alloy at 
this temperature to produce a highly conductive silicide at the metal/nanowire interface, 
improving contact quality. Additionally, if the titanium is in contact with any native oxide, 
it dissociates the SiO2 at the SiNW/Ti interface through a ‘snowplow’ diffusion process85, 
driving oxygen to the surface and forming a TixSiy contact covered by a thin TiOx layer. In 
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this  manner,  any  unwanted  native  oxide  beneath  the  titanium  is  removed,  further 
improving contact quality.
Another layer of both LOR 3A and S1813 is then spun onto the sample and the lithography 
and deposition process is  repeated.  Here,  the mask pattern  is  aligned directly  over  the 
previous titanium pattern.  For metal  evaporation,  a 150 nm layer  of aluminium is now 
deposited to act as a capping layer to protect the titanium and provide a thick layer for later 
probe needle contact. Finally, the wafer is again annealed by RTA at 200°C for 30 seconds 
to allow a small amount of inter-diffusion at the titanium/aluminium interface to improve 
the metal-metal contact.
4.2.4 Thermally evaporated contact fabrication issues
The  amended  fabrication  process  described  in  this  section  proved  a  significant 
improvement  over  the  process  discussed  in  Section  4.2.1.  The  quality  of  the  pattern 
definition  improved  markedly  by  removal  of  the  metal  etchant,  with  more  smoothly 
defined features and more consistent definition of the smallest features. Electrical shorting 
of contacts was no longer observed and incomplete coverage of the metal film over the 
SiNWs was eliminated. However, further issues arose, which are discuss in the following 
section.
Contact spiking
The use of aluminium as a contact metal was initially found to be unsuccessful. A high 
temperature rapid thermal anneal was attempted at 475°C for 1-5 minutes in an attempt to 
improve the contact. At 3 minutes, a large increase in current ~5 orders of magnitude was 
observed. Further measurement with the addition of a liquid InGa contact to the back-gate 
revealed  that  this  current  was  conducting  through  the  substrate,  and  not  through  the 
SiNWs. Therefore, we can conclude that the aluminium in the contact region had diffused 
through ~150nm of SiO2 in 3 minutes. 
As  demonstrated  by  Bierhals  et  al86 aluminium  in  contact  with  SiO2 annealed  at 
temperatures above 300°C can lead to significant shorting through the SiO2 layer. Local 
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reduction  of  the  SiO2 by  the  aluminium  together  with  diffusion  effects  can  lead  to 
catastrophic 'spiking'. In this process, the high diffusivity and large solubility of silicon in 
aluminium means  that  silicon  is  rapidly absorbed into  the  local  aluminium.  Voids  are 
created by this process, which are quickly filled by the aluminium. The reduction of the 
local SiO2 feeds the supply of silicon, propagating this process. In this manner a 'spike' of 
aluminium rapidly forms through the material, shorting the metal to the underlying silicon.
For this reason, all aluminium processing was carefully separated from that of the titanium 
layer. Alignment between these layers was manual, and so most likely not accurate. This 
inaccuracy would place some aluminium in direct  contact  with the SiO2 surface.  If the 
aluminium  was  deposited  immediately  over  the  titanium  layer  the  fabrication  process 
would be considerably simplified, however catastrophic 'spiking' is likely to occur during 
the  titanium  high  temperature  anneal.  Therefore  these  fabrication  stages  were  kept 
separate, and the subsequent aluminium contact anneal was carefully controlled at 300°C 
and for only 30 seconds. 
Catalysed etching of SiNWs
High temperature thermal annealing of the titanium contacts was believed to drive oxygen 
from any SiO2 layer at the SiNW surface to the upper metal surface, forming a top layer of 
TiOx.  In  order  to  remove  this  TiOx film,  a  brief  BHF dip  for  <10 sec  was  originally 
performed  after  the  photoresist  development  used  for  the  aluminium  capping  layer. 
However,  these  devices  did  not  conduct  well.  Examination  of  the  contacts  by  SEM 
revealed that the SiNW had in fact been etched through in the region in close proximity to 
the annealed titanium contacts. 
As shown in Figure 4.15(a), a strip of SiO2 adjacent to each titanium contact appears to 
have been etched by BHF. Within this region, the SiNW has also been etched through 
(inset to Figure 4.15(a)). The presence of titanium in proximity to the SiNW in BHF has 
catalysed the BHF etching process to etch silicon in addition to SiO2 in a manner similar to 
silver in the MACE process. In addition to the etching of silicon, the large area of etched 
SiO2 suggests the BHF is able to penetrate beneath the photoresist, similar to the issue seen 
in Section 4.2.2. Figure 4.15(b) confirms this suggestion,  as we see here the SiO2 etch 
74
CHAPTER 4:   FABRICATION
extends along the length of the SiNW, etching both the NW and the surrounding SiO2. As a 
result of these issues, the BHF clean was removed from the fabrication process.
Figure 4.15 SEM images of catalysed etching of the SiNWs during a BHF dip localised  
to the contact region (a), and along the length of the SiNW due to resist penetration (b).
4.3 Summary
This chapter discusses the fabrication process for the metal assisted etching of SiNWs, and 
the fabrication of FETs on single SiNWs. The individual SiNWs have been analysed using 
FESEM and TEM. These images show that the surface roughness in the NWs is ~1 nm – 
10 nm. Analysis of the density of dark 'spots' seen on the surface of the SiNWs in TEM 
images reveal that these are likely to be individual dopant sites. Preferential  etching of 
these  sites  creates  small  pits,  visible  under  TEM.  The  high  surface  roughness  is  then 
attributed to the preferential  etching of the dopant sites.  Analysis  of the silicon crystal 
lattice visible in atomic resolution TEM images reveal that the SiNW is crystalline with a 
thin ~1 – 4 nm amorphous shell, likely associated with the native oxide. 
The  NWFET  fabrication  processes  associated  with  both  sputter  coating  and  thermal 
evaporation of metal contacts have been presented. Preliminary devices constructed using 
sputter coated metal suffered from low contact quality and high levels of contact defects. 
The use of  thermal  evaporation  for  contact  metal  deposition  and lift-off  was  found to 
resolve the issues in the previous process. 
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Chapter 5
Preliminary Investigation
To  date,  there  has  been  limited  research  on  the  use  in  electronic  devices  of  SiNWs 
fabricated by metal assisted chemical etching (MACE). Both Que et al52 and Jie et al50 have 
successfully  demonstrated  basic  gated,  transistor-like  functionality,  however  with  little 
analysis, and poor performance in comparison to other SiNW-based FETs56. Both teams 
fabricated devices  simply by dispersing MACE SiNWs from solution onto an oxidised 
substrate,  defining  contacts  by  photolithography  and  then  depositing  contact  metals 
directly.  It is from this  process that  the initial  fabrication workflow was designed.  Our 
initial  MACE SiNW based  FETs  were  then  fabricated  as  follows  (see  Chapter  4  for 
details):
• Disperse  MACE SiNWs in  an  IPA solution  by  immersion  and  agitation  in  an 
ultrasonic bath.
• Deposit solution onto oxidised Si Substrate manually, and allow IPA to evaporate, 
thus depositing SiNWs randomly on the substrate surface.
• Sputter Contact Metal directly over entire wafer.
• Spin on resist and define contact area by photolithographic process.
• Chemically etch unwanted metal and resist as defined by lithographic pattern.
The lithographic pattern used to define the device contacts is displayed in Figure 5.1. A 
repeated grid of 7 identical contact structures is used to maximise the chance of multiple 
contacted NWs on a single substrate. Each individual structure consists of four separate 
contacts in parallel, each of which in turn is made up of three sections, a large central pad, 
and  two  long  projections  at  the  top and bottom. Each projection is 3μm wide, spaced 
8.5 μm from each other and ~1 mm long. As MACE prepared SiNWs are approximately 
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~10 – 100 μm length, this width and separation allows for individual SiNWs to bridge all 4 
of the contacts. Here, two contacts can form the source and drain of a NWFET, or all four 
contact can be used for a four-point probe measurement. Finally, the central pad expands 
each contact from its 3 μm minimum width up to a maximum of ~400 μm. This large area 
allows easy use of an external probe contact and sufficient area to avoid issues from the 
likely damage caused by repeated probe application.
Figure 5.1: (a) Schematic of preliminary lithographic mask with (b) magnified view of  
contact detail highlighted in (a) .
Previous work by Jie  et al50 with MACE SiNWs shows gold to be a good choice for the 
contact  metal.  Initial  experimentation  with  sputtered  gold,  however,  revealed  that  the 
adhesion to our substrates was low, flaking off with the application of pressure from an 
electrical probe. Therefore, a new metal with significantly higher levels of adhesion was 
attempted, chromium. Although the work function is altered and may affect the electrical 
quality  of  the  completed  contact,  the  adhesive  qualities  were  greatly  improved.  In  the 
following chapter, we first investigate the use of chromium as the contact layer.
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5.1 Results and discussion
5.1.1 Sputter deposition of chromium/gold contacts
The first set of devices successfully constructed in the manner discussed previously utilised 
a 20 nm layer of chromium as the contact metal, with a 100 nm gold layer sputtered over 
this  to  provide a  suitable  layer  for probe contacts.  The SiNWs used were  p-type  with 
~1016  cm-3 doping. Room temperature I-V measurements of successfully contacted wires 
were  made  using  an  Agilent  4155B  semiconductor  parameter  analyser  and  a  Süss 
MicroTec  EP6  probe  station.  Initial  measurements  consisted  of  a  two  contact  voltage 
sweep, typically from -5V to +5V, however these values were reduced if excessive noise 
appeared in the current readings. Figure 5.2 shows the current-voltage relationship for two 
such devices. The current levels and characteristics seen in these two devices are largely 
typical of conducting SiNWs using this fabrication method.
Figure  5.2:  Characteristic  I-V  measurements  of  SiNWs  with  sputtered  chromium/gold  
contacts.  Device  measurements  were  either  (a)  non-symmetric  diode-like  I-V  with  a  
voltage threshold, or (b) approximately symmetric with SB-like I-V response.
The device in Figure 5.2(a) has a threshold voltage ~1V and a linear response above this 
value.  The  I-V  characteristic  is  non-symmetric  and  diode-like,  with  negative  voltage 
corresponding  to  significantly  reduced  current  in  comparison  to  positive  voltage.  The 
device in Figure 5.2(b) has a similar threshold voltage ~1V, however with an exponential-
like  response  above  this  value.  Unlike  the  previous  device,  its  response  is  roughly 
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symmetric with similar current levels at positive and negative voltages. The characteristics 
shape of the I-V relationships of Figure 5.2(b) suggest the presence of Schottky barriers 
(SBs) in the device current path. The non-symmetry of the device in Figure 5.2(a) can then 
be attributed to uneven SBs at the source and drain, which then behave differently as each 
barrier is either forward or reverse biased at differing voltages. Lastly, the linear response 
of this device may be explained as due to a weak SB being overcome as the voltage climbs 
above 1V. The SiNW then dominates as a linear resistance.
Figure 5.3: SEM images of representative examples of contacted SiNWs. 
We extract a resistance 1.38 GΩ for the SiNW, using the linear section of the device in 
Figure  5.2(a).  Using  images  of  the  device  produced  by  scanning  electron  microscopy 
(SEM) such as those shown in Figure 5.3, 3-6 SiNWs are seen to bridge between the two 
measured contacts, with an average diameter of 500 nm. We note that the uncertainty here 
is due to a possible breakage in the metal track, only one side of which can be electrically 
contacted  for  testing.  If  we treat  the  SiNW as  a  linear  resistance,  we may extract  the 
resistivity ρ of the silicon within the NW using the following equation:
(5.1)
where  R is the total resistance,  A is the cross-sectional area , and  L is the length of the 
SiNW. We approximate the NW cross-section as circular and the wire length using the 
track separation of 8.5 μm. Resistivity is calculated as 95 Ωcm -191 Ωcm if we consider 
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every SiNW to be conducting  in  parallel,  or  31 Ωcm if  we assume a single  SiNW is 
responsible for the I-V response. These values compare poorly to the given value of 1 Ωcm 
- 10 Ωcm of the seed wafer from which the NWs were etched. If we consider the best case 
scenario of conduction due to a single SiNW, the measured value is 300% larger. 
The source of this difference is likely to be due to an increase in resistivity caused by large 
surface roughness (Section 4.1.3), or alternatively the depletion of carriers in the SiNW at 
the  contacts  due  to  the  low doping  concentration.  We can  calculate  the  extent  of  the 
depletion by use of the depletion approximation for the charge distribution at the metal-
semiconductor interface (Section 3.1.2). This gives the following value for the width of the 
depletion region xpo:
(5.2)
Where εS is the permittivity of silicon, φ(0) is the potential at the interface, e is the electron 
charge, and NA is the doping concentration. Here, we define the Fermi level at the interface 
to  be  pinned  at  1/3  of  the  band  gap,  measured  from  the  valence  band,  according  to 
literature88. Thus, in a p-type semiconductor, φ(0) is defined as this value, minus the Fermi 
level to valence band energy(estimated as 0.15eV for this doping level58). Using Equation 
(5.2), the width of the depletion region is then calculated as 170 nm. With an average 
diameter of 500 nm, the depletion region is then likely to extend across the majority of the 
SiNW bulk at the metal contacts. This will introduce a highly resistive interface between 
the contact and the SiNW, accounting for the difference in resistivity. 
Figure 5.4: Statistics  of   measured  electrical  performance  of  SiNWs  contacted  with 
sputtered chromium/gold.
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Figure  5.4 shows the statistics  associated  with  the devices  constructed  using the  same 
fabrication methods and contact metals used by the devices in Figure 5.2. Three separate 
samples were fabricated, each with 7 'pads' of 4 adjacent contacts, for a total of 61 unique 
adjacent contact pairs. Nanowire density on the substrate surface was sufficiently high to 
guarantee  SiNW  'capture'  by  non-aligned  contacts,  with  multiple  NW 'capture'  likely. 
Device yield however was poor with 71% of contacts unsuccessful with I-V measurements 
registering  only  pA current  associated  with  oxide  leakage  over  the  substrate.  17% of 
devices carried high levels of current, however these were identified by SEM imaging as 
direct electrical shorts caused by un-etched gold bridging the drain/source contacts (see 
Section  4.2.2).  The  remaining  12%  of  devices  fabricated  were  found  to  successfully 
conduct current through SiNWs. Imaging by SEM revealed average capture of ~3 SiNWs 
per pair of adjacent contacts, further decreasing the calculated NW contact yield.
In an attempt to improve contact  quality the devices were annealed in a rapid thermal 
annealer (RTA) for 1 minute at 200ºC and then for a further minute at 300ºC with I-V 
measurements  performed at  each stage.  Contact quality was found to be reduced,  with 
lower current levels recorded across all devices and several previous conducting devices 
reduced to a non-conducting state. Annealing therefore appeared to be unsuccessful for this 
contact design. The specific cause of this decrease in contact quality is currently unknown. 
However we can theorise that the annealing process altered the charge distribution on the 
SiNW surface in such a manner as to decrease the current level.
5.1.2 Thermal evaporation of aluminium contacts
The fabrication process was redesigned at this stage in an attempt to resolve the issues 
encountered during the previous measurements. The low yield and high contact resistance 
were addressed with replacement of the contact metal by aluminium. It was believed that, 
acting as a p-type dopant, and in combination with an annealing stage, any SB and fixed 
resistance present at the contact could be reduced by localised doping. Additionally the 
doping  of  the  SiNWs was  increased  significantly  to  ~1019cm-3 to  assist  in  the  contact 
improvement.  The  chemical  etching  of  non-contact  metal  was  replaced  with a  'lift-off' 
process to resolve the problem of electrical shorting caused by un-etched metal. Sputter 
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coating of the contact metal was then replaced by thermal evaporation to accommodate this 
change. A buffered hydrofluoric acid dip was also added to clean the NW surface before 
cleaning. The full improved process is detailed in Section 4.2.4.
All devices constructed using the new fabrication process, initially performed without an 
annealing stage, were found to be unresponsive. No current larger than substrate  oxide 
leakage was measured up to an applied voltage of 20V. These devices were then annealed 
in an RTA at 300ºC for 2 minutes, and again no change was measured. Repeated anneals 
were then performed at 475ºC in 1 minute steps to a cumulative time of 5 minutes, with a 
full I-V measurement taken between each anneal. No change was measured until a sudden 
large increase in current to ~10 μA at the 3 minute mark. To further explore the cause of 
this increase, a connection was made to the substrate using an In-Ga alloy.  A liquid at 
room temperature, this alloy was applied manually and allowed to diffuse through the SiO2 
layer  naturally.  Measurements  made  using  this  arrangement  confirmed  that  the  large 
increase in current was in fact due to both the drain and source contacts shorting to the 
substrate. It is believed that this was due to catastrophic rapid diffusion, or 'spiking' (see 
Section 4.2.4), of the aluminium through the 120 nm SiO2 layer to the silicon substrate 
during to the extended annealing.
5.1.3 Focused ion beam deposition of platinum contacts
As thermally evaporated aluminium proved to be unsuccessful in contacting the SiNWs, 
experimentation with this contact metal was halted and a new process was attempted. A 
single sample was chosen to be processed with a focused ion beam (FIB) to accurately 
depositing small quantities of platinum on a single SiNW. By this process, operating in a 
manner similar to an SEM, charged ions of platinum are accelerated and focused into a 
narrow beam at the target sample. By careful direction of the beam, the ions are deposited 
at  selected  sites.  As  this  process  acts  over  small  (~10  μm)  fields,  separate  large-area 
contacts  are  required  before  FIB  processing.  A  failed  aluminium  contact  device  was 
selected due to its unique mechanical  failures (see Figure 5.5(b)). This device suffered 
significant  contact film breakage,  resulting in all  4 aluminium tracks separating around 
each SiNW. Measurements confirmed the breakage with no current flow between any of 
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the 4 contacts at an applied voltage up to 20V. As can be seen in Figure 5.5(c) four pads of 
platinum were then deposited over each break in the aluminium contact, connecting the 
SiNW to the aluminium contact structure.
Room  temperature  I-V  characterisation  of  this  SiNW  was  performed  using  identical 
experimental  conditions  as  with previous  devices  in  this  chapter.  The voltage  between 
contacts  V2 and V3 (visible in Figure 5.5(b)) was swept from -4V to 4V and the resulting 
current  measured.  A  significant  improvement  in  current  magnitude  is  immediately 
noticeable over previous samples with an increase in current of ~3 orders of magnitude. 
The I-V response is  approximately symmetric  about  0V, non-linear  at  |V2-3|  <  2V and 
tending to a linear slope at |V2-3| > 2V. A linear resistance Rlin of ~3.2 MΩ is extracted at 
V2-3 = 4V at the oblique asymptote. From SEM inspection, the NW diameter is estimated as 
100 nm. 
Figure 5.5: (a) FIB deposited, platinum contacted SiNW I-V measurements performed 
between V2 and V3. SEM images (b) before and (c) after FIB titanium deposition (scale bar  
3 μm).  Breakages  in contact  tracks are clearly  visible  in (b),  acting as a ready made 
template for platinum deposition.
Three  further  I-V measurements  were  made  from contacts  V1 to  V2,  V3 and  V4 using 
identical  experimental  conditions to those outlined previously for  V2 to  V3.  Each  Rlin is 
83
extracted in a similar manner and are plotted against their increasing contact separation in 
Figure 5.6.  An approximately linear  relationship  between  Rlin and contact  separation is 
observed. By modelling the SiNW as a fixed resistance, and then tracing the relationship 
back to zero contact separation, we effectively remove the influence of the SiNW. The 
value  of  Rlin that  is  measured  at  this  point  is  then  the  total  contact  resistance  and  is 
measured here to be ~1.4 MΩ. As the measurement is made in the linear region of the I-V2-3 
relationship, we assume a fixed resistance model and consider the contacts as two 700 kΩ 
resistors  in  series  with  the  SiNW.  We  then  subtract  this  value  from  the  resistance 
characterised between V1 to V2 to obtain a SiNW resistance between these two contacts of 
~1.8 MΩ. Using equation (5.1), the resistivity is then calculated as equal to 0.13 Ωcm - 
0.61 Ωcm according to an approximated diameter of 100 nm – 200 nm from the SEM 
image. This value is outside of the range of 0.01 Ωcm to 0.1 Ωcm quoted for the wafer 
from which the SiNWs were fabricated, however we again attribute this difference to an 
increase in SiNW resistivity from surface scattering caused by large surface roughness 
(Section 4.1.3) or the SiNW depletion at the contacts.
Figure 5.6: Linear resistance extracted at V2-3 = 4V plotted against normalised contact  
separation with linear fit intercepting axis at contact resistance Rlin = 1.4MΩ.
Finally, a four-point probe measurement was performed on the device (Figure 5.7(a)). In 
the manner displayed in Figure 5.7(b), a current I1 was driven through the outer contacts, 
V1 and V4. The voltage across the inner two contacts V2 and V3 was then measured using a 
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high  input  impedance  voltmeter  (1  GΩ).  Figure  5.7(a)  shows  the  I1-V2-3 characteristic 
measured according to this method. The I-V relationship is approximately linear, with a 
minor deviation associated with mild charge accumulation within the device. The ratio of 
voltmeter input resistance to the NW resistance is sufficiently high so we can assume that 
the change to V2 and V3 by the connection of the voltmeter is effectively zero. Therefore 
from I1 and V2-3, the resistance of the SiNW between these two contacts, without contact 
resistance, is calculated as 3 MΩ. 
Figure 5.7: (a) Four-point probe measurement of measured voltage V2-3 against forced  
current I1. Measurement utilises circuit layout (b).
The SiNW resistance is seen to increase significantly from an extracted value of 1.8 MΩ to 
a measured value of 3 MΩ across the previous two measurements. We note here that a 
period of 24 hours had elapsed between the measurements of Figure 5.5 and the four-point 
probe measurement of Figure 5.7. We surmise that there is no measurement error, but that 
the device has degraded over this time. To confirm this another measurement was made 
identical  to  that  in  Figure  5.5(a)  after  a  further  24  hours  had  elapsed.  The  resistance 
increased from 3.2 MΩ to 400 MΩ, confirming the rapid degradation of the device with 
time.  This  was  accounted  for  by  steady  accumulation  of  contamination  on  the  SiNW 
device surface due to the lack of a protective layer.
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5.1.4 Discussion
The performance of the individual contact types and fabrication methods have been found 
to vary significantly. Using threshold voltage and current magnitude as figures of merit, we 
place each device contact in order of quality. Thermally evaporated aluminium proved to 
be the lowest quality contact, with no current measured through the NW above the noise 
floor,  with  or  without  an  extended  anneal.  Next  is  sputtered  chromium/gold,  with  a 
threshold voltages of ~1V and current levels of ~1 nA at 3V applied voltage. Finally the 
best contact was made using FIB deposited platinum, with a similar threshold voltage ~1V, 
but a significantly increased current of ~0.5 μA at 3V applied voltage. Within this set of 
experiments,  three  variables  were  known  to  change,  SiNW  doping,  contact  metal  & 
deposition  process.  Doping  does  not  correlate  directly  with  any  improvement  in  the 
contacts suggesting this was not the root cause of the variation in quality. For each contact 
metal, the work function (Al =  4.06 - 4.26eV,  Cr = 4.5 eV, Pt =  5.12 - 5.93 eV) does 
appear to correlate to the contact quality,  however from available literature58 we would 
expect both aluminium and platinum to form ohmic contact to  p-type Si, implying some 
other factor interfering with the contact quality. Finally, we consider the metal deposition 
techniques.  The  most  notable  difference  between  the  three  is  the  deposition  energy. 
Thermal evaporation relies on the thermal energy of the metal after melting to escape the 
source, giving it an energy of  3kT/2 ~ 0.1eV. Sputter coating accelerates the source ions to 
~10-100eV in a DC field. Finally with the highest deposition energy and contact quality 
was the focused ion beam, with ions accelerated to 3-30keV.
As detailed in Section 4.1.3, the SiNWs possess a rough outer surface, which under TEM 
can  be  seen  to  persist  to  a  depth  ~10nm  from  the  NW  surface.  If  we  consider  the 
penetration depth of each of the deposition systems,  we can then formulate  a  possible 
model to explain the large variation in contact quality. At an energy of 3 - 30keV the FIB 
deposition is in the region of typical ion implantation energies and so can penetrate this 
rough surface  region,  contacting  the crystalline  core directly.  Thermal  evaporation  and 
sputter coating however are of too low energy, and the improvement in quality of sputter 
coating may be attributed to improved surface adhesion. The rough outer layer is then held 
responsible for the poor contact, and its bypass becomes a priority for any further contact 
improvements. Although FIB proved the most successful, its deposition energy could not 
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be increased, and the deposition of other metals was not available. As no further deposition 
technique is available to push to higher energies, a different technique must be used. 
Significant contact annealing would drive metal diffusion sufficiently to directly contact 
the crystalline core of the SiNW. The choice of metal must then be made carefully to avoid 
issues such as the aluminium 'spiking' seen earlier (Section 4.2.4). According to the trend 
observed earlier, the metal must also posses a high work function to improve the contact 
quality. It is for these reasons then that titanium was chosen as the next contact material. 
Although its work function is not exceptional, it does possess some unique characteristics. 
At temperatures above 700ºC, it  forms a silicide with silicon, and is a commonly used 
contact metal to silicon in industry. Additionally, it is known to consume native oxide it is 
in contact with during a high temperature anneal87, further improving the contact quality.
5.2 Conclusions
In this chapter we have presented the results and analysis of the preliminary investigation 
into  SiNW contact  design.  Initial  work  with  sputtered  chromium/gold  contacts  proved 
partially successful, although inconsistent with only 12% of contacted NWs operating and 
17% electrically shorted. Conducting NWs displayed non-linear I-V relationships of two 
characteristic  shapes,  near  symmetric  SB-like  behaviour,  and non-symmetric  diode-like 
behaviour. Analysis of two representative measurements revealed current levels of ~1 nA 
at 2V applied bias, a threshold voltage of ~1V, and a minimum measured resistance of 
~1.38 GΩ. Using this value and geometric data from SEM images, a resistivity of  31 Ωcm 
- 191 Ωcm was extracted. The large deviation from the SiNW value of 1 - 10 Ωcm was 
attributed to depletion of the SiNW at the contacts, and increased NW resistivity due to 
surface  roughness.  Annealing  of  the  contacts  was  attempted,  however  was  found  to 
decrease contact quality.  Thermally evaporated aluminium contacts were then attempted. 
No  current  was  measured  through  the  SiNWs  and  attempts  at  annealing  created 
catastrophic shorting of the contacts through the underlying substrate. 
FIB deposition of platinum was then used to fabricate a four contact structure to a single 
SiNW. Contact was successful with a non-linear I-V relationship measured with ~1 μA at 
87
2V applied voltage.  Measurements made to multiple contacts  allowed the extraction of 
~700 kΩ contact resistance. The remaining SiNW resistance was used to then extract a 
SiNW resistivity of  0.13 Ωcm - 0.61 Ωcm according to an approximated diameter from 
SEM inspection. Although outside the given SiNW range of 0.01 Ωcm to 0.1 Ωcm, this 
difference was attributed again to increased resistivity due to SiNW depletion and surface 
roughness. We attribute the non-linear behaviour of individual measurements to the SBs at 
the contacts. This is further explored with the use of a four point probe measurement of the 
SiNW. This measurement configuration allowed for the SiNW behaviour to be measured 
in isolation from any contact influence. It was found to behave as a fixed linear resistance, 
confirming the SBs as the source of the non-linearities. 
We find that the increase in contact quality correlates to the work function and deposition 
energy of the deposited metal. We find also that the deposition energy of the FIB contact is 
sufficient to penetrate the ~10 nm rough surface region surrounding the SiNW, allowing it 
to  directly  contact  the  crystalline  core  and  improve  contact  quality.  Therefore,  it  was 
decided  that  an  improved  contact  design  will  make  use  of  heavily  annealed  titanium. 
Diffusion through the rough outer region from the anneal, and the formation of titanium 
silicide would then act to improve the contact quality.
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Chapter 6
Single SiNW FETs
This chapter details experimental measurements and analysis of SiNW devices fabricated 
using titanium silicide contacts. The SiNW devices were fabricated using the improved 
contact  process  detailed  in  Appendix  B  using  NWs  doped  p-type  ~1019cm-3. The 
source/drain contacts were defined by photo-lithography and the titanium contact metal 
was deposited by thermal evaporation. A 700°C rapid thermal anneal was performed to 
promote local titanium silicide formation at the contacts and improve their quality. These 
contacts were finally capped with a 150 nm thick aluminium layer, to provide sufficient 
thickness for electrical contact using probe needles. A connection to the substrate was also 
added to the process, to create a 'back-gate' and allow gate modulation of the SiNW.
Figure 6.1: (a) Overview of re-designed lithographic mask with expanded view of four-
point  probe contact  structure.  (b) Detail  view of SiNW FET contact structures,  with a  
single contact pattern expanded.
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The  lithographic  mask  pattern  used  to  define  the  device  contacts  was  re-designed  to 
provide  more  devices  per  substrate,  and  to  add  improved  features  (Figure  6.1(a)). 
Additionally,  a  number  of  different  patterns  were  created  to  allow  for  several  new 
structures  to  be  fabricated.  Figure  6.1(b)  shows  the  new  device  contact  pattern,  for 
fabrication of SiNW FETs. The numbers of devices per pattern has been increased to 9, and 
the  number  of  contacts  has  been  reduced to  two.  A separate  pattern  of  similar  design 
(Figure 6.1(a)) has been created for a four-point probe structure. To anchor the contact 
metal to the surface securely and to act as a probe contact, a ~100 μm × 100 μm pad is now 
located at either end of the 3 μm wide contact track. Spacing between these tracks varies 
from 20 μm to 35 μm, to allow for a study of the effect of contact separation. This spacing 
has been increased from the previous pattern to allow for the application of a top-gate 
between the drain and source contacts, although we note that this is not utilised in the 
devices described in this chapter. The device described in Chapter 7 all utilise a top gate in 
conjunction  with  the  back-gate.  Alignment  marks  have  also  been  added  at  the  pattern 
corners, to allow for the alignment of multiple patterns.
Figure 6.2: IDS-VDS output characteristic of single SiNW FET, with  large charge build-
up during the measurement sweep.
Initial  attempts  at  device  fabrication  were  unsuccessful,  with  zero  current  measured 
through multiple devices up to an applied bias of VDS = 20V. SEM inspection revealed this 
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to be due to the complete etching of the SiNWs in close proximity to the titanium contacts. 
This was determined to be caused by catalysed silicon etching in the presence of titanium 
during the BHF dip (see Section 4.2.4). An alteration to the ordering of the fabrication 
workflow was found to be a sufficient solution. However, devices constructed using this 
revised process were found to exhibit significant charging effects. Figure 6.2 shows the IDS-
VDS relationship for a SiNW device as VDS is swept from 0V to 20V and back to 0V, with 
VBG =  -1V.  The  large  hysteresis  observed  was  similar  for  differing  values  of  VBG, 
demonstrating that the charge accumulation occurs with current along the NW. This charge 
is attributed to an excess of traps and available charging sites on/near the NW surface. The 
increase in  IDS on the reverse sweep implies an enhancement of conduction in the p-type 
SiNW, suggesting negative charge is trapped at the NW surface. In an effort to combat this 
issue, a high temperature oxidation step was added to the fabrication process. This was to 
be performed immediately after deposition of the SiNWs, to form a < 5 nm thermal oxide 
on the SiNW surface, filling any dangling silicon bonds and passivating surface traps.
6.1 Results and discussion 
6.1.1 Back-gated SiNW FET
A  complete  NWFET  was  fabricated  according  to  the  amended  fabrication  process 
(Appendix B). The device ISD-VSD and ISD-VBG characteristics were then measured at room 
temperature with an Agilent 4155B parameter analyser. In a manner similar to previous 
device measurements, a DC sweep of the source-drain voltage (VSD) from 0V - 7V was 
performed  and  the  drain  source  current  (ISD)  was  measured.  This  measurement  was 
repeated with the back gate voltage (VBG) varying from 4V to -4V in 2V steps (Figure 
6.3(a)).  We note the presence of a threshold drain-source voltage for current flow,  VSDT 
~1V, suggesting the presence of SB contacts. Above this voltage, ISD increases rapidly and 
then appears to weakly-saturate above VSD ~1.5V. ISD rises throughout this weak saturation 
region, increasing more rapidly at higher VSD.  ISD can be seen to increase in magnitude as 
VBG varies from +4V to -4V, indicating p-type operation. As VBG varies from +4V to -4V, 
the channel conductance  gSD  = ∂ISD/∂VSD also increases. From this measurement then, we 
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can say that the device is 'normally-on', with a positive gate voltage required to turn it 'off' 
by lowering the current. Weak saturation at VSD > 1.5V is seen, and the relationship appears 
roughly exponential in shape once  VSD rises over the the threshold voltage  VSDT, and the 
weak saturation point at ~1.5V.
Figure 6.3: (a) ISD-VSD output characteristics of a single SiNW FET. (b) ISD-VBG transfer  
characteristics.
A second measurement was made as VBG was swept from -4V to 4V with VSD stepped from 
1V to 5V in 1V steps.  Figure 6.3(b) shows the ISD-VBG transfer characteristics, with ISD on a 
logarithmic scale, showing the sub-threshold current and separating the individual voltage 
sweeps.  ISD increases as VBG decreases to -4V, with an increase in  ISD as  VSD is stepped to 
larger voltages. The maximum on-off ratio is then measured as  ION/IOFF ~1500, for  VSD = 
2V. Additionally, as VBG drops below approximately -2V, ISD saturates. In accordance with 
the ISD-VSD measurement, increasing VSD increases ISD across the whole VBG range, with an 
approximately  even  spacing  between  the  voltage  sweeps,  implying  an  approximately 
exponential  increase  in  current  due  to  VSD.   The  peak  value  of  the  extrinsic 
transconductance gm = ∂ISD /∂VBG = 19 nS, at  VSD = 5V and VBG = -2V, and the minimum 
sub-threshold swing SS = 750 mV/decade. 
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Modelling of electronic conduction
As before we must take care to understand the relative influence of any SBs at the contacts 
and the conduction within the SiNW channel.  For this  device to be dominated by the 
conduction  mechanism in  the  NW,  we  would  expect  its  behaviour  to  be  qualitatively 
similar to a planar MOSFET77, and would need to be understandable in the framework of 
the long channel MOSFET model.  The weak saturation point at  VSD ~1.5V and the  ISD 
behaviour above this voltage must then be investigated. If this is indeed a planar MOSFET-
like saturation, then a further effect is necessary in this region to explain the exponential 
increase in current. Short channel effects can immediately be discounted, as the channel is 
over 40 μm long, far too long for these effects to apply. Channel-length modulation is one 
effect that may apply. Here, once saturation is reached, any further increases in VSD moves 
the pinch-off point towards the source contact, effectively shortening the channel length, 
lowering  its  resistance  and  increasing  the  saturation  current.  However,  this  may  be 
approximately modelled as a slight linear dependence on VSD58 and therefore cannot account 
for either the magnitude or the non-linear shape of the characteristic in Figure 6.3(a), above 
VSD ~1.5V.  Therefore, it is reasonable to assume that the SiNW channel does not dominate 
the device characteristics.
Figure 6.4: Transport processes in a forward-biased Schottky barrier. (1) Thermionic  
emission, (2) quantum-mechanical tunnelling, and recombination in the (3) space-charge 
region and (4) neutral region.
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The presence of a threshold VSD suggests that SBs exist somewhere within the conduction 
path.  We  have  argued  that  pinch-off  in  the  SiNW  is  likely  not  dominating  the  I-V 
characteristics, and we now consider the contact SBs in more detail. In principle, the four 
basic  transport  processes to consider  at  a metal-semiconductor  interface are  thermionic 
emission, quantum-mechanical tunnelling, recombination in the space-charge region, and 
recombination in the neutral region  (Figure 6.4). In most cases, thermionic emission is 
adequate  to  describe  electron  transport.  In  this  mechanism,  electrons  with  sufficient 
thermal energy can overcome the potential barrier presented by the difference between the 
conduction band edge and the contact metal Fermi energy, and carry current through the 
SB. Using this model, we can calculate total current through the SB using the following 
equation (see Section 3.1.1 for derivation):
(6.1)
Here S is the SiNW channel cross-sectional area, A* is the effective Richardson constant, T 
is the absolute temperature, φB is the Schottky barrier height at zero bias, e is the electronic 
charge and  kB is the Boltzmann constant. A qualitative plot of this equation is presented 
below in Figure 6.5.  
Figure 6.5: Qualitative  plot  of  ISD-VSD characteristics  through  a  Schottky  barrier  
determined by thermionic emission.
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The simulated characteristics show an exponential forward bias behaviour, and a saturating 
reverse bias behaviour. As we first assume that both our SB contacts are identical, any VSD 
applied to the device will forward-bias the drain SB, whilst reverse-biasing the source SB. 
From  Figure  6.5  we  see  that  the  reverse  biased  SB  will  then  dominate  the  I-V 
characteristics as it will act as the largest resistance along the SiNW current path. 
Image force lowering
Comparing the reverse bias region in equation (6.1) to the measured data in Figure 6.3 (a) 
presents the same problem as found with the planar MOSFET model, i.e. a constant current 
saturation. Once again, several options are available for the modification of this saturation 
current with a SB. The first modification we can consider is image-force lowering of the 
barrier. When an electron approaches a metal surface, the interaction of its electric field 
with the metal results in an electric field equivalent to the situation where an equal but 
opposite positive charge exists within the metal equidistant from the surface, the 'mirror-
image charge'. The potential associated with these charges will then act to reduce the SB 
height as shown in Figure 6.6.
Figure 6.6:     Schematic of Image force lowering of Schottky barrier
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As the effect of the image force charge is only considered near the metal-semiconductor 
interface, we approximate the SB without the influence of the image force as triangular in 
shape,  i.e.  as  a  constant  electric  field  with  value  EMAX.  By  use  of  the  depletion 
approximation  (Section 3.1.2), whereby we assume that the charge density and electric 
field  drop  abruptly  to  zero  outside  a  depletion  region  at  the  interface,  we  obtain  the 
following equation:
(6.2)
where Na is the doping density, φB is the contact barrier height, and ζ is the valance band EV 
to  Fermi  level  EF offset  in  the  SiNW. Using this  value  for  EMAX,  we can then in  turn 
calculate the modification to the barrier height ΔφB due to the 'image-charge', as given by 
the following equation (Section 3.1.2):
(6.3)
Once this modification is incorporated into equation (6.1) by simply subtracting ΔφB from 
φB, a simulated plot (Figure 6.7) is made to display the effect of ΔφB. S is calculated from 
SiNW dimensions measured by SEM imaging, a reasonable value of A* is chosen from  the 
relevant literature84, and  φB is approximated by the barrier equation  φB  =  Eg − (φM  − χS), 
where φM is work function of titanium silicide89, Eg is the silicon band gap energy and χS is 
the silicon electron affinity. 
The introduction of image force lowering can be seen in Figure 6.7 to lead to an increase in 
device current up to ~100 pA at 5V reverse bias. Here, current saturation does not occur, 
and  the  I-V characteristics  exhibit  a  non-linear  relationship  above the  weak saturation 
voltage.  The current level, however, falls short of the 10 nA at 5V reverse bias seen in 
figure 6.3(a). Indeed, this shortfall will only worsen if we consider the possibility that only 
a fraction of the applied 5V drops across the SB, as some must drop over the remaining 
parts of the system. Therefore, we must consider further effects to increase the simulated 
current. 
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SIMULATION VARIABLES
Variable Description Value
S Area of SiNW Cross-Section 8×10
-15  m2
A*
Effective 
Richardson 
Constant
320000 Am-2 K-2
NA
Doping 
Concentration 1×10
19cm-3
eφB Built in Barrier 0.6 eV
χS
Si Electron 
Affinity 4.05eV
Eg Si Band Gap 1.12eV
Figure 6.7: Simulated  plot  of  ISD-VSD characteristics  through  a  Schottky  barrier 
determined by thermionic emission with barrier modification by image force lowering. 
Relevant values of key variables are listed alongside.
Electric field-dependant Schottky barrier lowering
As the source SB that we are attempting to model is in reverse bias, there is an additional 
effect that can lead to increased current at high bias, electric field-dependence.  Strictly 
speaking,  image-force  lowering  is  a  form  of  electric  field-dependence.  However  as 
outlined in  Section 3.1.2,  there are several other possible mechanisms that can lead to a 
decreasing barrier height as a function of  EMAX. To encompass these effects an additional 
barrier lowering term ΔφB2 is introduced and is approximated using the relationship ΔφB2 = 
αEMAX. We then simulate the  ISD-VSD characteristics with  ΔφB2 added to  the  image-force 
lowering term ΔφB to determine whether this addition can create the features seen in the 
device data. A reasonable set of values for α are taken from existing literature90.
As seen in Figure 6.8, the addition of field-dependant barrier lowering is sufficient to raise 
the current level to that seen in Figure 6.3(a). However, the sensitivity of the characteristics 
to the chosen value of α is large and care must be taken in the choice of this value in order 
to fit the available data. Finally, we note that the region below weak-saturation is as yet 
incorrectly modelled, but we leave this for the moment and return to it later.
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Figure 6.8: Simulated  plot  of  thermionic  emission  through  a  Schottky  barrier  with  
barrier height  modification by both image force charge and electric  field  dependence.  
Repeated plots calculated with marked values of field dependent coefficient α.
Back Gate Influence
We now consider the influence of the back gate upon this device. However, in order to 
understand this effect, we first review our current model. We have explained the device 
characteristics  by  considering  SB  lowering  at  the  source  contact.  Figure  6.9  shows 
schematically the energy band diagram in our p-channel SB SiNW FET. At VSD = 0, SBs lie 
along the conduction path at both source and drain contacts (Figure 6.9(a)). For VSD > 0 V, 
the source SB is  reverse-biased and the drain SB is  forward-biased.  Current flow then 
consists of holes injected into the NW across the source SB. At small VSD, the drain SB is 
not completely forward-biased and forms a potential barrier along the current path (Figure 
6.9(b)). As VSD increases further above ~1.5V, the drain SB is fully forward-biased (Figure 
6.9(c)) and ISD is then controlled solely by the reverse-biased source SB. The source SB is 
then lowered by both the image-force potential and by a linear field-dependence, and it is 
this lowering that determines the majority of the I-V characteristics.
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Figure 6.9: (a) Energy band diagram of a SB SiNW FET at VSD = 0V, (b) 0 < VSD < 
1.5V, and (c) VSD > 1.5V with SB lowering e∆φB occurring at the source. (d) Application of  
VBG > 0V can be seen to further modify both a and φB.
Using this band model we then investigate the influence of VBG. As shown in Figure 6.9(d), 
VBG will have the effect of shifting the NW bands in a manner such that the source barrier 
will be further raised or lowered.  However as the position of the gate electrode within the 
device geometry will create a complex electric field in the contact region, the effect of VBG 
will not be simply additive to VSD. The influence of VBG on the band edge at the contact will 
be non-linear, acting both as an additional function of ΔφB and influencing the effect of VSD 
on ΔφB by altering the field EMAX at the SB. We again attempt a simple approximation for 
the field effect on the barrier lowering, and introduce an additional term to ΔφB,  ΔφB3 = βEG, 
where  β is our 1st order approximation constant and  EG is the electric field generated by 
VBG.  We also  include  the   influence  of  EG on  the  field-dependant  barrier  lowering  by 
allowing for α in ΔφB2 to vary as a function of EG. We note that α can be approximated by 
the a in Figure 6.9(d), representing the distance of the SB peak to the contact interface90, 
and so expect it to increase together with larger VBG.
99
CHAPTER 6:   SINGLE SINW FETS
Voltage drop across source Schottky barrier
Before another quantitative effort is made to model this NWFET, one more aspect of this 
system must be considered. The reverse-biased SB modelled by equation (6.1), together 
with the both extensions to the model, are in fact part of the larger circuit detailed in Figure 
6.10. Here, we extend the fixed resistance model of Section 5.1.3 and model the source and 
drain contacts as variables resistance representing the SBs together with an unknown fixed 
resistance. Therefore, the voltage VBarrier across the reverse biased SB will be some fraction 
of the total VSD applied to the device. 
Figure 6.10: Proposed SiNW FET circuit model. Source and drain contacts are modelled  
by both fixed, and variable (SB) resistances. Both SBs and SiNW are gated by VBG.
Although this reverse-biased SB may be determining the shape of the I-V characteristics, 
the channel and fixed resistances may still act as a large constant resistance within the VSD 
voltage range. Therefore, we add a voltage ratio C as a pre-factor to all instances of VSD, 
acting as a first order approximation to the fraction of the bias dropped across the drain SB. 
With this final modification, the equation of current in this system can be modelled by the 
following equation:
(6.4)
where ΔφΒ includes the image-force lowering, the field-dependant lowering approximation 
and the gate-field lowering approximation:
100
I SD = SA
∗T 2 exp−e B−Bk B T [exp eCV SDk B T −1]
CHAPTER 6:   SINGLE SINW FETS
(6.5)
We note that  α is no longer a constant but is allowed to vary as a function of  EG. Lastly 
EMAX is given by:
(6.6)
Equations  (6.3)  to  (6.6)  are  used  to  calculate  the  data  plotted  Figure  6.11.  Minor 
variations in the simulation variables are made in order to fit to the VG = 0V data and are 
listed in full in Figure 6.12. These values are then fixed and only Eg and α are allowed to 
vary  in order to fit the remaining experimental data for differing values of VBG.
Figure 6.11:  Simulated (a) linear and (d) logarithmic ISD-VSD characteristics (solid line)  
with experimental data. Point of fit divergence marked
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SIMULATION VARIABLES
Variable Description Value
S Area of SiNW Cross-Section 7.85×10
-15 m2
A*
Effective 
Richardson 
Constant
320000 Am-2 K-2
T Temperature 300 K
φB Built in Barrier 0.58 eV
NA
Doping 
Concentration 1×10
19 cm-3
ζ Valance band to Fermi level offset 0.1 eV
C Barrier voltage ratio 0.15
Figure 6.12:  Fitted values of  α and  βEG versus VBG.  Values of  key variables used in  
simulation are listed alongside.
Figure 6.11(a) shows that the model provides a good fit to the experimental data for VSD > 
1.5V (marked with arrows) and across all stepped values of  VBG. Figure 6.12 then shows 
the relationship of the fitted values of α and βEG with VBG. As VBG increases from -4V to 
+4V,  α increases from 0.23 nm to 1.7 nm and  βEG reduces from 0.15V to -0.43V. This 
conforms  with  the  band  model  outlined  in  Figure  6.9.  Firstly  as  VBG becomes  more 
positive, it will pull down the bands and act to increase the SB height in a manner pictured 
in Figure 6.9(d).  This is seen in the reduction in  βEG  with increased  VBG. Secondly the 
increase in α implies a greater contribution to SB lowering by VSD with increased VBG. We 
attribute this to stronger SB modulation at lower ΔφB. Finally it was proposed earlier that 
the  likely  influence  of  EG on  field-dependant  barrier  effects  could  be  incorporated  by 
allowing α to vary as a function of EG. In Figure 6.12 it is clear that α and βEG are in fact 
proportional (with a constant offset) across the entire range of  VBG. This proportionality 
implies  that  the  proposed  model  for  the  influence  of  VBG can  be  re-expressed  by the 
modification of ΔφΒ to the following:
(6.7)
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Here, α is now a constant equal to its original value at VBG = 0V, and the variation in the 
EMAX pre-factor is expressed as a constant fraction of βEG. The constant value of -3.8×108 is 
extracted empirically from the data of Figure 6.12.
Low Bias Modification
While our model shows good fits across the range of both VSD and VBG, we note that the low 
bias region VSD < 1.5V is still incorrect. The experimental data is redrawn with logarithmic 
axes in Figure 6.11(b) in order to more clearly show the VSD < 1.5V region. The model can 
be seen to overestimate the experimental current levels by several orders of magnitude, and 
to account for this error we must consider the specific nature of the low voltage range. 
Firstly, for 0V < VSD < 1.5V,  we see in Figure 6.9(b) that the forward-bias SB is not yet 
fully reduced and therefore its  effective resistance cannot be assumed to be negligible. 
Secondly, we consider the possibility that the SiNW channel may not act as a constant 
resistance in  this  voltage range,  but there  may be a transitional  region where potential 
variations  exist  along  the  conduction  path.  The  interaction  between  each  SB  and  the 
potential variations along the SiNW will be complex, and we cannot isolate their individual 
influences in our measured data. However, by considering these three non-linear systems 
as  linearly  connected  variable  resistances  (RSiNW,  RS,SB,  &  RD,SB in  Figure  6.10)  we can 
reduce the influence of the SiNW and source SB to a variation in the voltage drop across 
the drain SB, by allowing for the voltage ratio C to vary non-linearly in this low voltage 
region. By the using a series of empirical fits, we find that the non-linear behaviour of C 
can be fitted by the equation C = 0.044VSD3, when VSD < 1.5V. Above this voltage, C is then 
modelled as a constant C = 0.15. With this modification, our final fits are shown in Figure 
6.13.
Our full reverse-biased SB model fits well with the experimental data shown in Figure 
6.13(a).  Figure 6.13(b) plots the experimental and model data on a log-log scale to more 
clearly show the low bias regions. The empirical model for the variation in C can also be 
seen to agree well with the experimental data in the low voltage region of VSD < 1.5V, down 
to ISD ~10pA. The equation that determines the empirical model does not conform to any 
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known theory and therefore  further  experimentation is  required  to  determine the  exact 
source of the low bias current reduction and the 1.5V threshold value.
Figure 6.13: Full  simulated  ISD-VSD characteristics  (solid  line)  incorporating  low bias  
empirical voltage ratio model plotted with experimental data.
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6.1.2 Four-point probe measurements
In order to more fully understand the influence of the contacts in relation to the SiNW 
bulk, a well-defined method of extracting the influence of the contacts is necessary. For 
this purpose, a four-point probe structure was then fabricated using the lithographic mask 
pattern in Figure 6.1(a). The device was fabricated using titanium silicide contacts and 
utilised p-type SiNWs with doping ~1019cm-3. 
Current-voltage measurements were performed between the first  and second,  third and 
fourth contacts of the device separately (insert to Figure 6.14(a)). The I-V relationships are 
approximately linear at low  V, however at |V| > 0.5V the current is seen to rise rapidly. 
Within the linear region at |V| < 0.5V, we extract a maximum resistance of ~2 MΩ from the 
V1-4 measurement. We then extract the resistance of each I-V relationship in Figure 6.14(a) 
at V = 1.6V and plot these values against the relative distance between each contact (Figure 
6.14(b)). A linear fit to this data then allows an extrapolation to be made to zero effective 
SiNW length, at which value we assume only the contact resistance RContact remains. 
Figure 6.14: (a) 2 contact I-V characteristics between contacts 1-2, 1-3, & 1-4. (b) Total  
series  resistance  versus  contact  separation  for  V  =  1.6V.  Linear  fit  allows  contact  
resistance RContact to be extracted from axis intercept.
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Figure 6.15: (a) Extracted contact  resistance versus applied voltage for the device in  
Figure 6.14. (b) Calculated resistance of SiNW FET using model from previous section.
The contact resistance extraction process is then repeated at multiple values of V to create 
the  RContact  against  V plot in Figure 6.15(a).  The resistance is seen to tend to a value of 
~200 kΩ at large positive  V and ~90 kΩ at large negative  V.  If we consider the devices 
discussed earlier in this chapter, we can assume that the non-linear I-V measurements in 
Figure 6.14(a) are indicative of the presence of SBs at the contacts. If we refer to the band 
model  of  Figure  6.9  and the  circuit  of  Figure  6.10,  we expect   the  contact  resistance 
extracted at  each voltage to contain the reverse-biased SB variable resistance and both 
fixed contact resistances. This SB resistance will then drop as the barrier is lowered by the 
applied bias, eventually becoming insignificant in relation to any fixed resistances. This is 
confirmed  by  the  asymptotic  behaviour  of  the  extracted  contact  resistance  in  Figure 
6.15(a), however we note that the resistance asymptote differs for positive and negative 
applied bias.  This  lack of  symmetry suggests  that  the  SB variable  resistance does  not 
become insignificant,  but  drops to  a near constant  value of the order of the resistance 
asymptote.  To  further  explore  this  hypothesis,  the  thermionic  emission  model  of  the 
previous  section  is  used  to  calculate  the  resistance  of  the  reverse-biased  SB  (Figure 
6.15(b)). This is seen to asymptote at  increasing applied bias, confirming the proposed 
trend in SB resistance. We then conclude that the extracted summed contact resistances of 
~200 kΩ and ~90 kΩ are composed of the total fixed resistances at each contact in series 
with the asymptotic resistance of the contact SB in reverse bias. Furthermore, as different 
contacts are used for each measurement, the positive voltage asymptote will incorporate 
the SB resistance of contact number 1 (inset to Figure 6.14(a)), whilst the negative voltage 
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asymptote will incorporate the average SB resistance of contacts 2, 3, and 4.
In  order  to  further  explore  the  behaviour  of  this  device,  a  four-point  probe  (4PP) 
measurement  was  also  made.  Here,  a  known current  is  driven  through  the  1st and  4th 
contacts of the device and a high input impedance voltage measurement is made between 
the 2nd to the 3rd contacts. Figure 6.16(a) shows the equivalent circuit where we represent 
both the SBs and the SiNW as variable resistors. 
Figure 6.16: (a)  Circuit  diagram of  four  point  probe  measurement  configuration.  (b)  
Four point probe measurement data (solid line) plotted with 2 contact I-V1-4 scaled by a 
constant factor of 0.28. 
Due to the complexity of the resistance-voltage relationships for these elements, we do not 
attempt to model the system in detail, but instead use an upper limit on the total resistance 
for further insight. From the slope of the I-V data for each measurement in Figure 6.14(a), 
we extract a total series resistance consisting of the first contact, the SiNW and either the 
2nd, 3rd, or 4th contact resistances in series. From this we obtain the maximum resistance of 
2 MΩ at low voltages, providing us with an upper limit to the resistance of each element. 
The voltage measurement  units (VMUs) of the 4155B parameter analyser are modelled 
using an input impedance of 1 GΩ. The large relative difference in resistances between the 
VMUs and the SiNW FET allows us to conclude that the I-V relationship measured by the 
4PP configuration accurately represents the voltage drop across the central SiNW section, 
with  a  maximum  ~0.1%  change  in  measured  voltage  due  to  the  presence  of  the 
measurement units.  
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Figure 6.16(b) shows the I-V characteristic (solid line) measured using the four-point probe 
configuration displayed alongside, in Figure 6.16(a). The relationship is non-linear, with 
more rapidly increasing current  at  higher  voltage magnitude.  As this  configuration has 
effectively removed the influence of the SBs at the contacts, we must conclude that the 
SiNW behaves non-linearly in this voltage range. At this point we recall the results of the 
previous device in this chapter, where we modelled the voltage drop across the SB as a 
constant fraction of the total  voltage applied to the device,  even as the SB differential 
resistance varies through the measurement voltage sweep. If this model is applied to the 
arrangement  here,  then we expect  that  the voltage drop across  the SiNW measured in 
Figure 6.16(b) should be equal to a fraction of the voltage drop across the entire device, 
represented here as the V1-4 measurement of Figure 6.14(a). The I1-4-V1-4 measurements are 
displayed (blue circles) in Figure 6.15(a) scaled by a contact factor of 0.28. We find good 
agreement between the two curves albeit with some minor variation at negative voltages. 
This results conforms with the empirically derived voltage ratio model of the previous 
section.  Furthermore this suggests that the behaviour of the SiNW is complex and not 
adequately  explainable  by  standard  planar  MOSFET behaviour,  or  by  a  bulk  silicon 
resistor.
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6.2 Conclusions
In  this  chapter  we  consider  the  influence  of  SB lowering  in  SiNW FETs  using  NWs 
prepared by MACE. Our devices are seen to weakly saturate at  VSD = 1.5V, and then the 
current increases non-linearly. We find that the ISD-VSD characteristics at VSD > 1.5V can be 
modelled  by  thermionic  emission  of  holes  across  a  reverse-biased  source  SB,  with 
lowering of the SB height by image force lowering and field dependant lowering due to 
both  VSD and  VBG. The  influence  of  VBG on  barrier  lowering  may be  modelled  by the 
addition of a gate-field dependant barrier lowering term ΔφB2 = βEG, and by modification of 
the drain-source field dependant barrier lowering term ΔφB2 = αEMAX. This modification is 
attained by a VBG dependant change in the first order coefficient α. The low bias region at 
VSD < 1.5V is considered to be associated with the complex interactions between a reverse-
biased SB, the SiNW channel, and a forward-biased SB in series. An empirical fit is made 
by approximating  the  fraction  C of  VSD dropped across  the  reversed-biased SB by the 
equation  C = 0.044VSD3, and as a constant C = 0.15 at VSD > 1.5V.
A four-contact device is then fabricated to further investigate the behaviour of the SiNW by 
removing the influence of the contacts. Extrapolation of contact resistance from multiple 
two-contact measurements allows us to confirm the presence of fixed resistances at both 
contacts in addition to the resistance of the reverse-biased SB. The total value of these 
resistances is found to be ~200 kΩ at positive applied bias, and ~90 kΩ at negative applied 
bias.  Four point probe measurements successfully remove the influence of the contacts 
resistances and SBs and reveal the SiNW to behave non-linearly. Comparison of this data 
with that of the two-contact measurements, scaled by a constant factor of 0.28, confirm the 
validity of the constant voltage ratio approximation made in the device model formulated 
within this chapter.
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Chapter 7
Inverted SiNW FET
The improvement in the NWFET design provided by the use of annealed titanium contacts 
allowed for the successful fabrication and characterisation of multiple, gated SiNW FETs. 
The majority of these devices displayed non-linear, exponential-like IDS-VDS characteristics 
similar to that measured and analysed in the previous chapter. One device however was 
found to differ significantly in its IDS-VDS behaviour. This chapter details the measurement 
and analysis of this device. The SiNWs utilised for this NWFET were fabricated in an 
identical  manner  to  those  characterised  previously and  utilised  the  same  p-type  wafer 
doped at 1019 cm-3. The contact design and fabrication method were similarly identical and 
are outlined in detail in Appendix B. In this device, the NW core diameter was measured 
by SEM imagery as ~70 nm and the source-drain separation as 45 µm.
7.1 Results and discussion
7.1.1 Device characterisation
The  constructed  NWFET  was  measured  at  300K  with  an  Agilent  4155B  parameter 
analyser. A DC sweep of the drain-source voltage (VDS) from 0V – 4V was performed and 
the drain source current (IDS) was measured. This measurement was repeated with the back 
gate voltage (VBG)  varying from 2V to -8V in 2V steps and the top gate voltage (VTG) 
varying in a constant proportion of 0.2 from 0.4V to -1.6V in 0.4V steps. This ratio is the 
approximate  ratio  of  the  oxide  thickness  for  each  gate  respectively,  and  is  chosen  to 
equalise the influence of the electric field of the gates on the channel. The resulting  VDS 
curves  are  plotted  in  Figure 7.1(a).  A drain-source  threshold  voltage  VDST is  seen,  and 
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linearly increases from 0.25V to 2.25V as the gate voltage VBG and VTG change from 2V to 
-8V and 0.4V to -1.6V respectively (Figure 7.1(c)). A strong saturation is also seen in the 
IDS-VDS relationship,  with both the saturation voltage and the saturation current  (Figure 
7.1(d))  modulated  by the  gate  voltages. Additionally,  IDS reduces  in  value  as  the  gate 
voltages  decreases,  implying  n-channel  FET  operation  even  though  the  SiNWs  are 
nominally doped p-type, implying that the channel is inverted.
Figure 7.1: (a)  IDS-VDS output characteristics of a single SiNW FET with drain-source  
threshold voltages VDST marked. (b) IDS-VBG,VTG transfer characteristics. (c) Drain-source  
threshold voltage versus applied VBG. (d) Drain-source saturation current versus applied  
VBG. VTG is held in a constant ratio of 0.2VBG throughout all of these measurements.
Figure 7.1(b) shows the IDS-VBG, VTG characteristics as VBG and VTG are swept between ±6V 
and  ±1.2V respectively, at a constant ratio 0.2. This measurement was repeated with  VDS 
stepped from 0.5V to 2V, in 0.5V steps. Here we can see a sharp on-off transition with 
maximum peak transconductance (gm) of ~30 nS at VDS = 1.5V and VBG = -1V. We can also 
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see current saturation due to high VBG & VTG. ION/IOFF is  ~3000 at VDS = 1.5V, and the sub-
threshold swing SS = 780 mV/decade.
As previously discussed in Section 3, the determination of whether or not contact effects 
are dominant in any given NWFET system can be difficult, due to their ability to effect-
ively mimic MOSFET like characteristics in NWFETs60. As such, we must be careful before 
we assume that this system can be treated using MOSFET device models. In this particular 
case, however, we are assisted by the fact that inversion is observed within the device. This 
is not a characteristic of SB dominated systems, and does imply that the NW channel has 
become a major factor in the IDS-VDS characteristics. Inversion in this manner from n to p-
type due to surface effects has been reported in other MACE prepared SiNWs50.
Figure 7.2: (a)  Energy  band  diagram  of  the  inverted  SiNW  FET  at  VDS =  0V.  
Modulation of EC and EV by VBG is highlighted. Electron injection from the source at VDS > 
0V (b), is modulated strongly by VBG (c), and weakly by VTG (d).
A second significant characteristic of the device is the presence of the threshold voltage 
VDST. This particular feature suggests the presence of small SBs in the conduction path. The 
incorporation of these into the system is shown schematically in the energy band diagram 
of Figure 7.2(a), where we show small SBs present at the NW source and drain contacts, 
and an n-type channel. We can reason that the SBs must be low due to the rapid turn-on of 
the device above the threshold voltage. As VDS approaches VDST, EC is lowered sufficiently 
within the channel to allow for carrier injection to occur across the source SB, and as the 
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SBs are low, transmission probability very quickly increases. This manifests as a clearly 
defined threshold  VDST,  which  would  then quickly allow the NW channel  behaviour  to 
dominate. However, if this barrier were not as low, this transition would influence the I-V 
characteristics to  a larger  extent.  A simple threshold would not then be visible,  but an 
complex non-linear relationship as the transmission probability changed gradually with 
barrier height and shape.
With this basic band model, we then attempt to understand the influence of both VDS and 
VBG. With VBG = 0V and 0V < VDS < VDST, as shown in Figure 7.2(b), we see that a tunnel 
barrier exists at the source, inhibiting current through the device. Further increase in VDS to 
VDST reduces the width 'a' of the barrier sufficiently to allow a high tunnelling probability 
and significant electron injection from the source. As VDS is increased to higher voltages, 
this probability increases rapidly to approximately 1 and the device is no longer strongly 
influenced by the barrier. A large increase in IDS and a sharp threshold voltage in then seen 
(Figure 7.1(a)).
As  VBG covers the entire device, it  is reasonable to assume that it  modulates the entire 
channel, raising EC and EV with VBG < 0V and lowering them with VBG > 0V (Figure 7.2(a)). 
If a positive drain source voltage is applied with VBG < 0V, the upward shift in Ec increases 
the  source  SB width  a,  reducing  IDS, an effect  seen in  Figure  7.2(c).  Additionally,  the 
upward shift in  EC effectively increases  VDST as a higher value of  VDS is now required to 
counter  the  increased  band  offset  created  by  VBG.  This  behaviour  of  gate-modulated 
threshold in IDS is displayed in Figure 7.1(c), VDST increases linearly from 0.25V to 1.75V as 
VBG changes from 2V to -6V.
Finally, we consider the effect of VTG. Covering only a small central portion of the SiNW, 
the effect of VTG will be limited to influencing only that region of the nanowire. Displayed 
schematically in Figure 7.2(d), it will raise and lower only a small portion of the energy 
bands in the SiNW channel. We note that this figure is not to scale, as the top gate is in fact 
a significantly smaller portion of the channel length, a width of 3 μm in comparison to the 
45 μm length of channel between the drain and source. To explore the effect of VTG, another 
measurement (Figure 7.3) was performed with VTG swept from -3V to 3V, with VDS = 1V 
and VBG stepped from -2V to -6V in steps of 1V. Here, the current levels shows only minor 
variation across the range, implying VTG to have only limited effect on the characteristics.
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Figure 7.3: (a) IDS - VTG transfer characteristics of the SiNW FET. (b) IDS - VBG transfer  
characteristics of the same device with and without VTG = 0.2VBG.
To further investigate the influence of VTG, two more measurements were performed at VDS 
= 1.5V, with VBG swept from -4V to 4V with and without VTG, at a constant ratio of VTG = 
0.2VBG (Figure  7.3(b)).  We find  that  the  modulation  of  IDS is  enhanced with  dual-gate 
operation, with larger values of ION for positive gate voltages and a comparatively sharper 
transition from ION to IOFF.. Also, VDST is increased by a small amount, by the influence of 
VTG. To understand this situation, we consider the electrostatics of the inversion layer in a 
MOSFET  under  the  long-channel  approximation58.  At  sufficient  gate  voltage,  the 
concentration of mobile carriers drawn to the channel region in a MOSFET is sufficient to 
outnumber the local  majority carriers  and invert  a  thin layer  at  the gate  oxide/channel 
interface. An applied positive VDS will then create a longitudinal electric field which tends 
to reduce the charge concentration at  the drain.  This eventually reaches a point (VDSAT) 
where the inversion charge at  the drain end is reduced to near-zero and the channel is 
'pinched-off'. Beyond this point, the drain current remains relatively constant as voltage at 
the pinch off point remains constant at  VDSAT, however the point itself moves towards the 
source.  If  we  now  consider  the  SiNW  channel  to  behave  in  a  similar  manner,  the 
application of VTG will increase the carrier concentration in a small region of the channel. 
This will have the effect of increasing VDSAT as the additional charge introduced will require 
an increased value of VDS to achieve pinch-off. If we then consider the channel at pinch-off, 
the increased value of  VDSAT will  mean an increased electric field  from source to  drain 
driving drift current, leading to a larger saturation current. Both of these characteristics are 
seen in Figure 7.3(b). The flat response of the  VTG sweep in Figure 7.3(a) would then be 
114
CHAPTER 7:   INVERTED SINW FET
due to the fact that the VBG values were in fact too low. Well below VDSAT, the charge added 
to the channel by VTG may be too small to effect the linear, resistive region of the FET, but 
if VBG were at or above VDSAT, it would be sufficient to influence the more sensitive pinch-
off conditions.
Contact resistance extraction
At this stage, we can assume the conduction mechanisms dominating this device are due to 
the MOSFET-like behaviour of the SiNW channel.  The  n-type behaviour of the device 
characteristics suggests the SiNW channel has inverted and determines the bulk of the I-V 
characteristics. The threshold voltage VDST may be associated with the SB at the contacts. 
Beyond  VDST, the SB turns on and the I-V characteristics are only effected by the SiNW 
channel. Finally, the influence of VBG and VTG reinforce this model of the influence of both 
the SB and channel in the I-V characteristics. Therefore, we may explore the data further 
and model the entire device as a MOSFET with series SBs. We begin by removing the 
effect of the SBs by subtracting VDST from VDS. As the contact resistance may be significant, 
we place resistances RS and RD at the source & drain. RS is associated with any remaining 
SB influence after turn-on and any additional source contact resistance. We reason that RD 
<< RS from the band model outlined in Figure 7.2. Here, the drain SB is forward biased and 
therefore of minimal influence in comparison to the source SB. 
Figure 7.4: (a) IDS-VBG transfer characteristics extracted from Figure 7.1(a). (b) Circuit  
schematic of proposed SiNW FET model.
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The first step in analysing the system is to extract a  VBG vs  IDS graph from the chosen 
source data, and this is plotted in Figure 7.4(a). Due to the small effect of VTG, we disregard 
the influence of this from here on and consider only VBG acting on the device. Above the 
threshold gate voltage VBG = VTH = -1V, IDS is approximately proportional to VBG as may be 
expected for a MOSFET in the linear region. To further test whether the IV characteristics 
are according to the MOSFET model, we extract the transconductance in the linear region 
(gm,lin)  of Figure 7.4(a) and plot this  against  our modified  VDS.  According to the planar 
MOSFET model, IDS in the linear region is given by the following equation:
(7.1)
where Cox is the oxide capacitance, μFE is the electron field-effect mobility, VTH is the gate 
threshold voltage, and L is the NW length. We can differentiate this with respect to VBG to 
obtain gm, lin:
(7.2)
From Figure 7.5 we can see that the extracted gm,lin is in very close agreement to equation 
(7.2)  and  is  linear  with  VDS –  VDST.  We can  now with  confidence  say that  the  device 
behaviour above VDST is not determined by the SBs. For this assumption to be incorrect, the 
influence of the gate on the current through both SBs would have to be linear, a scenario 
which is unlikely.
Figure 7.5: Plot of calculated values of gm,lin vs VDS-VDST with linear fit.
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We now use the planar MOSFET long-channel model to extract further parameters. While 
this approach is strictly not valid for the circular geometry of our NW, it is a common 
approximation56. In particular, as our SiNW diameter is relatively large (~100 nm) such an 
approximation may be more accurate than in SiNW FETs with sub-50 nm diameter NWs. 
If we consider the behaviour of the device in the liner region, IDS is determined by equation 
(7.1).  If  we  differentiate  this  with  respect  to  VDS,  we  can  then  calculate  the  channel 
resistance (Rchannel).
(7.3)
If we consider the MOSFET model of the device with the additional contact resistances RS 
and  RD as pictured in Figure 7.4(b), we find the measured resistance between the source 
and drain contacts to be RSD = Rchannel + RS (RD is omitted as RD << RS). Therefore a plot of 
RSD against (1/VBG – VTH)  should be proportional, with resistance extracted from the IDS -VDS 
data of Figure 7.1(a) and  VTH = -1V. However, before we plot this relationship we must 
consider one additional effect. As one can see from Figure 7.1(b), the  VBG characteristics 
straddles both the positive and negative side of VBG = 0V. Furthermore unlike a traditional 
MOSFET, our SiNW FET relies upon the existing fixed charge around it  to create the 
inversion layer (see later this chapter for details), not the applied gate voltage. Therefore, 
we can consider this fixed charge as equivalent to a fixed VBG offset to any measurements 
made on the device. 
Figure 7.6: Rlin versus 1/(VBG-VTH) with linear fit offset by RS = 1 MΩ
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Figure 7.6 shows the plot of RSD extracted from the data of  Figure  7.1(a)  plotted against 
1/(VBG-VTH).  The  linear  fit  reveals  the  RSD data  to  be  proportional  with  1/(VBG-VTH),  as 
predicted. The offset to this linear fit allows for the extraction of RS = 1MΩ.
Carrier mobility extraction
We now extract the carrier mobility from our data to provide a qualitative assessment of 
the device performance. We choose to extract this from the gm,lin data of Figure 7.5(a), due 
to its good agreement with MOSFET theory. This value can be extracted by the use of 
equation  (7.2),  however  we must  first  account  for  the  influence  of  the  source  contact 
resistance  RS in a manner similar to Gaspari  et al91. However we note that our analysis 
differs slightly as we neglect RD.
The presence of  RS in the current path between source and drain implies that  the gm,lin 
extracted directly from the data of Figure 7.5(a), will not be the intrinsic value calculated 
in  equation  (7.2).  According  to  the  circuit  diagram  of  Figure  7.4(b),  the  following 
relationships are true:
(7.4a)
(7.4b)
We define extrinsic transconductance (gm) and channel conductance (gd) as follows:
(7.5a)
(7.5b)
and intrinsic transconductance (gmo) and channel conductance (gdo) as follows:
(7.6a)
(7.6b)
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V GS = V gs I DS⋅RS
gm =
∂ I DS
∂V GS
gd =
∂ I DS
∂V DS
gmo =
∂ I ds
∂V gs
gdo =
∂ I ds
∂V ds
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As IDS is a variable dependant on both Vgs and Vds, we can expand the partial derivative in 
equation (7.5a) using the chain rule.
(7.7)
From equation (7.4), we then calculate:
(7.8)
 (7.9)
Substituting these into equation (7.7) then gives:
          
     (7.10)
Similarly, for channel conductance,
(7.11)
A similar process to above then gives,
(7.12)
By combining  equations  (7.10)  and (7.12),   we can  eliminate  gd0 and  obtain  the  final 
equation for gmo. 
                                (7.13)
To calculate  gmo we use the values  gm = 10 ns and gd = 130 nS extracted at  VDS –  VDST = 
0.5V. This places us in the linear region of the MOSFET. We use  VBG = 2V to allow the 
influence of the SB to be minimised. Then, by using the extracted value of RS = 1 MΩ we 
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gm =
∂ I DS
∂V GS
=
∂ I ds
∂V gs
⋅
∂V gs
∂V GS

∂ I DS
∂V ds
⋅
∂V ds
∂V GS
∂V gs
∂V GS
= 1− ∂ I DS∂V GS⋅RS
∂V ds
∂V GS
= − ∂ I DS∂V GS⋅RS
gm = gm01− ∂ I DS∂V GS⋅RSgd0−∂ I DS∂V GS⋅RS
gm = gm01−gm RS −gd0 gm0 RS
gd =
∂ I DS
∂V DS
=
∂ I ds
∂V gs
⋅
∂V gs
∂V DS

∂ I DS
∂V ds
⋅
∂V ds
∂V DS
gd = gd0 1−gd RS −g m0 gd RS
gm0 =
g m
1−gd RS−gm RS
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calculate  gm0 = 12 nS.  Finally,  by rearranging  equation  (7.2)  we  estimate  the  electron 
mobility:
(7.14)
We then estimate Cox by using the ideal capacitance equation of a cylinder over a infinite 
plane:
Figure 7.7: SiNW self-capacitance approximation as cylinder over an infinite plane.
Where  ε0 is the vacuum permittivity,  εS is the relative permittivity of the silicon dioxide, 
LNW is the nanowire length,  r is the nanowire radius, and  h is the distance between the 
nanowire core and the plane surface marked in Figure 7.7.We find that μFE ~100 cm2/Vs. 
This  is  of  a  similar  order  to  bulk  silicon  at  the  NW doping  level  of  ~200  cm2/Vs, 
suggesting only a minor decrease in electron mobility due to surface roughness in these 
SiNWs. We note that we have neglected the forward-bias drain SB resistance RD, and any 
additional drain contact resistances. RS may also reduce as VDS increases, with further turn-
on of the source SB. Our RS may then be overestimated, suggesting lower values of gm0 and 
μFE. 
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Nanowire Inversion
Finally, we will discuss the inversion of the SiNW displayed by the device characterised in 
this chapter. Figure 7.8(a) shows a simplified schematic of the SiNW cross section. We as-
sume a cylindrical geometry for simplicity and so reduce the NW to a crystalline Si core 
with a thin SiO2 shell. Owing to the radial symmetry of this model, we then consider the 
energy band diagram of a 1D slice from the centre outward to the SiNW edge as marked in 
Figure 4.2(a). In an ideal case with no external charge present this slice can be modelled as 
a flat band, suggesting that carrier conduction will be identical at every radial distance 
within the NW. However, as we experience inversion within this device we know this must 
not be the case within this SiNW. Charge must be accumulated near the interface, bending 
the bands down in the manner displayed in Figure 7.8(b)
Figure 7.8: (a) Schematic of cross section of SiNW with 1D slice marked. (b) Energy-
Band diagram of 1D slice with positive charge at/near the interface.
As there is no steady-state current between the SiO2 and the Si, this 1D system must be in 
thermal equilibrium. If we then balance the diffusion and drift currents58, the carrier con-
centrations for electrons (n) and holes (p) can be expressed by the following equations:
(7.15a)
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(7.15b)
where  n0 and  p0 are  the bulk carrier  concentrations,  e is  the electron charge,  kB is  the 
Boltzmann constant, T is the absolute temperature and Ψ the potential of the intrinsic level 
relative to the bulk value. Inversion of the surface is then defined as the state where the 
electron concentration is larger than the hole concentration at the surface, n(0) > p(0). At 
the onset of inversion we calculate:
(7.16)
then by using the relationship n0 p0 = ni2 we find
(7.17)
If we then define the onset of strong inversion as n(0) = pp0, i.e. where the surface electron 
density equals the bulk hole density, we find ΨstrongInv = 2Ψinversion. Using p0 = NA = 1019 cm-3 
we then calculate ΨstrongInv = 0.54V. In order to further use this value, we must then utilise 
the depletion approximation for the charge distribution at the interface derived in Section 
3.1.2. As only the semiconductor side of the interface is considered within this model, the 
result from Section 3.1.2 can be applied directly to this insulator-semiconductor system. 
Furthermore, the total charge calculated within the depletion region must be offset by an 
equal but opposite charge within the oxide region (Figure 7.9(a)). We can model this as due 
to either fixed charge within the oxide, at the interface or on the surface as displayed in 
Figure 7.9(b). For simplicity we use a sheet charge at the SiNW interface as displayed in 
Figure 7.9(a) to  extract  an approximate value for  the charge density required to  cause 
SiNW inversion.
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Figure 7.9: (a)  Charge  density  plot  of  SiO2/SiNW  interface  using  depletion  
approximation with oxide charge trapped at the interface. (b) Cross section of SiNW with  
depletion region width xpo highlighted. Possible locations for oxide charge marked as (1) 
Interface-trapped charge, (2) fixed oxide charge, and (3) fixed surface charge.
Substituting ΨstrongInv   into the Equation (3.23) at a value of x = 0,  we  extract  a  value of 
8.3  nm for  the  width  of  the  depletion  region  (xpo).  We  then  use  this  1D  solution  to 
approximate  the  solution  for  the  3D  radial  SiNW geometry  by  considering  the  area 
encompassed by the depletion region highlighted in Figure 7.9(b). Using the SiNW core 
diameter  of  70  nm,  a  total  charge per unit length  within  the  depletion  region  is  then 
calculated  as  2.58 × 10-9 C/m.  An  equal  but  opposite  charge  is  then  modelled  at  the 
interface. From this we calculate the interface-trapped charge density required to invert this 
SiNW as 0.011 C/m2, or the number of charge/trap sites as 7 × 1012 cm-2. We note that for 
high quality thermally grown SiO2/Si interfaces, a typical surface trap density58 is 1010 cm-2 . 
The 700 fold increase in interface trap density is then reasonable considering the rough, 
uneven surface quality of the SiNWs seen in the TEM imagery of Chapter 4.
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7.2 Conclusions
This  chapter  discusses  the  measurement  and  analysis  of  the  I-V characteristics  of  an 
inverted SiNW FET with an aluminium top-gate, large-area substrate back gate and TixSiy 
drain/source contacts. Measurements reveal the device to have inverted from p-type to n-
type behaviour. The characteristics show channel current saturation with both drain/source 
and  gate  voltages,  and  a  drain/source  voltage  threshold  for  current  exists.  Both  the 
saturation current and threshold voltages were seen to be gate modulated. 
These  characteristics  can be modelled as  an inverted nanowire channel  with weak SB 
drain/source contacts. With additional measurements and consideration of the band model, 
the effect of the top-gate was found to be only a minor enhancement of the effect of the 
back-gate. This is a consequence of the short width of the top gate, and the lack of an 
overlap with the source/drain regions. The effect of the weak SBs was attributed to the 
drain/source voltage threshold, and was subtracted to remove its effect. The resulting data 
could be modelled  using a long-channel planar MOSFET model and was used to extract a 
source contact resistance of 1 MΩ and extrinsic gm = 10nS, and gd = 130 nS at VDS – VDST = 
0.5V and  VBG =  2V.  Consideration  of  the  full  circuit  model  incorporating  the  contact 
resistances  was  then  used  to  extract  an  intrinsic  gm0 =  12  nS and a  μFE ~100 cm2/Vs, 
suggesting only  a moderate decrease in bulk mobility from  μFE ~200 cm2/Vs  due to the 
surface roughness of the SiNWs. Finally the inversion of the SiNW was considered. By 
first approximating the system as 1D, and then by using the depletion approximation for 
the charge distribution, an interface charge density of  7 × 1012 cm-2 was calculated. This 
value is ~700 times larger than known values for high quality surfaces, and is deemed a 
reasonable ratio when the roughness of the SiNW surface is considered.
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Chapter 8
Multi-SiNW Devices
Whilst  the  devices  analysed  in  previous  chapters  have  investigated  the  electronic 
conduction  mechanisms  through individual  MACE prepared  SiNWs,  the  percentage  of 
working devices was found to be low. Of all  SiNWs identified as 'contacted'  by either 
visual  inspection  under  an  optical  microscope  or  in  a  SEM, only ~5% were found to 
conduct.  In  all  other  devices,  the current  levels  remained very low,  with ~pA current, 
associated with substrate leakage, even at  VDS > 10V. Although a low yield, we note that 
unlike the sputtered metal contacts, the distribution of successful contacts varied heavily 
between SiNW arrays. Yield from some arrays ~30%, and others 0% suggesting an issue 
with the SiNW fabrication and not the FET fabrication. Still, this suggests that in order for 
MACE SiNWs to be integrated into devices, large parallel systems of connected SiNWs 
would  likely  be  needed  to  overcome  the  issue  of  poor  'yield'  of  conducting  NWs. 
Therefore,  in  order  to  investigate  both  the  device  integration  process  and  to  improve 
individual device yield, a new type of  contact structure was designed, the multi-wire FET.
Figure 8.1: (a) SEM image of multi-wire FET. Highlighted area shows multiple NWs 
contacted by drain/source tracks. Scale bars for image and inset are 100 μm and 10 μm 
respectively. (b) Schematic of multi-wire FET lithographic mask pattern.
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Figure  8.1 shows a  schematic  of  the lithographic pattern used  for  the multi-wire  FET 
contacts. The basic device design remains the same as in previous chapters, with titanium 
silicide  contacts  made  to  the  SiNWs  deposited  on  an  SiO2 insulating  layer,  and  the 
underlying substrate forming a large-area back-gate. As one can clearly see in Figure 8.1, 
the contact design has been changed significantly and has been expanded to allow for the 
'capture' of large numbers (~10-100) of SiNWs in parallel. The drain and source contacts 
now consist of large interlocking 'comb' structures covering an area of 1 mm by 1 mm. 
Each contact consists of 33 'teeth', 7 μm in width and 920 μm in length, with a separation 
of  7  μm.  All  lead  back  to  a  single  large  contact  pad  of  side  210  μm.  In  total,  this 
interlocking structure provides 2.75 cm total length of adjacent contact between drain and 
source. A SiNW that bridges the distance between two adjacent teeth will then be contacted 
by both source and drain. If a SiNW bridges more than two teeth, each bridged section will 
then be measured in parallel between the source and drain contacts.
8.1 Results and discussion
8.1.1 Device characterisation
Figure  8.2(a)  Shows  the  IDS-VDS characteristics  of  a  typical  multi-SiNW  FET  device 
measured at room temperature. The SiNW doping here is ~1019cm-3 and the experimental 
setup is unchanged from that detailed in previous sections. SEM inspection suggests that 
there are nominally 63 NWs contacted by the source and drain. However, if we apply the 
measured  success  rate  of  5% to  this  value,  we  would  expect  that  only  a  few  (here, 
approximately 3) SiNWs will conduct within this device. Here, VDS was swept from 0V to 
10V with VBG stepped from -8V to 8V in 2V steps. The shape of the IDS-VDS characteristic 
varies from an approximately linear relationship at VBG = -8V to non-linear at -VG = 8V as 
the current is reduced. The relationship at VBG = -8V transitions between two approximately 
linear regions about VDS = 5V, with a higher resistance region at VDS < 5V and a region of 
similar slope/resistance to the VBG = 8V curve at VDS > 5V. The resistance of the near linear 
IDS-VDS curve at VBG = 8V is calculated to be 42 MΩ.
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The room temperature  logIDS-VBG characteristics of the same device is shown in Figure 
8.2(b). The  IDS scale is logarithmic to more clearly represent each individual sweep.  VBG 
was swept from -8V to 8V, with VDS stepped from 1V to 9V in 2V steps. The gate response 
is noticeably weaker than in single NW devices, with a maximum ION/IOFF ratio of ~5 at VDS 
= 9V. The IDS-VDS and IDS-VBG characteristics for a second, identical device are presented in 
Figure 8.2(c) and (d) for reference. The current levels and I-V characteristics are similar, 
however the effect of VBG is slightly weaker at larger VDS, with ION/IOFF reduced to ~2.5 from 
~4 at VDS = 9V.
Figure 8.2: (a), (c) IDS-VDS output characteristics of two separate multi-wire SiNW FETs.  
(b), (d)  IDS-VBG transfer characteristics of the same devices. Characteristics grouped by  
device are (a), (b) and (c), (d).
The current level is comparable to the best performing single SiNW devices,  with  IDS 
~100 nA at VDS  = 5V,  suggesting that it is likely that more than one SiNW captured by the 
contacts is conducting. However, in comparison to the devices analysed in Chapters 6 and 
7,  the  IDS-VBG response  is  weak  with  an  ION/IOFF ratio  reduced  by  several  orders  of 
magnitude.  As  the  contact  recipe  has  remained  unchanged,  we  do  not  expect  any 
significant alteration in the qualitative behaviour of the contacts, or such a large change to 
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the ION/IOFF ratio. Therefore the source of the changes must be the parallel connections of 
multiple SiNWs. In a parallel arrangement, the SiNW with the lowest resistance, i.e. the 
highest  IDS values, will dominate over all others. Therefore, the SiNW with the weakest 
gating by  VBG will dominate in the ‘off’ region as its  IOFF will be largest. Similarly, the 
SiNW with the strongest gating will then dominate in the ‘on’ region as its  ION will be 
largest. The aggregate response of these two sets of SiNWs will then serve to flatten the 
gate response in the manner seen in Figure 8.2(b) & (d).
Due to the parallel arrangement of the SiNWs, it is difficult to separate the behaviour of the 
individual NWs. If we assume single NWs to dominate the current characteristics at large 
positive and negative values of VBG, we then expect the IDS-VDS curves at VBG = -8V and VBG 
= 8V to each be dominated by a separate NW. This however is not the case, as the IDS-VDS 
relationships in Figure 8.2 (a) and (c) are significantly dissimilar to those seen in Single 
SiNW FETs in Chapter 6. This difference then suggests that the assumption of single NW 
dominance is not valid, and that the complex interaction of multiple SiNWs in parallel 
must remain for this system to be modelled accurately.
8.1.2   Burst noise
Multiple devices of identical design were fabricated and measured in the manner laid out in 
the previous section. IDS-VDS behaviour was found to be similar across multiple FETs, with 
a  minor  variation in  shape and current  magnitude.  However,  several  devices  displayed 
anomalous behaviour when measuring their IDS-VBG relationship. As shown in Figure 8.3(a) 
an IDS-VBG measurement was made with VBG swept from -8V to 8V, and VDS stepped from 
1V to 9V in 2V steps. Within each  VBG sweep at a single value of  VDS, the relationship 
appears  to  show  lines  corresponding  to  several  VBG sweeps.  A section  of  the  data  is 
expanded in Figure 8.3(b) for clarity. Here we see that for each VBG sweep,  IDS is seen to 
switch between what appears to be three separate IDS-VBG curve or oscillation 'levels' (each 
solid line is a fit made to the available data). The magnitude of the oscillation between the 
outer two of the three apparent curves is measured to be constant at ~30 pA across each 
individual VBG sweep.
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Figure 8.3: (a)  IDS-VBG transfer  characteristics  of  a multi-wire SiNW FET displaying  
anomalous IDS oscillations. (b) A magnified view of the IDS oscillations with fits made to  
each oscillation level.
Figure 8.4: (a) Proposed  circuit  model  for  two  trap  burst  noise.  (b)  ID1-VBG 
characteristics of SiNW and three level trap current modulation ID2 sum to create final  
three level oscillation seen in device measurements. Three level trap current is created by  
charging of 1) neither trap, 2) a single trap, or 3) both traps.
This effect was not observed in the IDS-VDS characteristics for the single SiNW devices in 
previous chapters. In this case however, the IDS-VDS curves all had what appeared to be low 
levels of IDS noise, but with no structure such as that seen in Figure 8.3(a). Across a range 
of devices exhibiting this behaviour, only two or three separate, distinct oscillation 'levels' 
were observed in the IDS-VBG relationships. This structured oscillation is similar in structure 
to  'random  telegraph  signal'  or  'burst'  noise  common  to  semiconductor  devices92.  A 
multitude of physical mechanisms can be responsible for this type of noise, however a 
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common theme is  the  presence  of  a  trap  site  which  is  repeatedly  filled  and  emptied, 
causing discrete  modulation to  the channel  current.  With only three distinct  oscillation 
'levels'  observed in  the  devices  characteristics,  a  maximum of  two separate  traps  then 
account for this behaviour. The three levels arise from three separate charge states; zero 
charge, single trap charge, and both traps charged. This trap current sums with the ordinary 
SiNW current in a manner outlined in the circuit diagram in Figure 8.4(a), and result in IDS-
VBG characteristics (Figure 8.4(b)) identical to that seen in experimental data.
Given  the  large  levels  of  current  modulation  on  display  here,  there  are  three  likely 
locations for these trap sites, the SiNW channel, the SiNW/SiO2 interface, and the metal-
semiconductor interface. We discount the channel due to the fact that the device does not 
operate  in  inversion  mode.  Without  the  presence  of  an  inversion  layer,  the  channel  is 
distributed across the bulk of the SiNW cross-section. The effect of a single trap site will 
be limited by the screening length in silicon, past which its influence is negligible. We 
calculate the Debye screening length  LD equal to ~1 nm for the SiNW doping level of 
1×1019cm-3, using the following equation:
(8.1)
At this screening length, a single trap level will only influence ~0.04% of the cross section 
of a 100 nm diameter SiNW, a value sufficiently small to be negligible. If we then consider 
the metal-semiconductor interface, it can be modelled92 using a trap site located within the 
depletion region at the SB at the interface, and can modulate the current by influencing the 
local potential. In this model, the magnitude of the noise IBN has a dependence on VDS given 
by IBN = I0exp(qVDS/nKT). This is however not observed within our results as the noise level 
extracted from the data is constant at ~30 pA across all values of VBG and VDS. The lack of 
bias control contradicts any general model involving the presence of a trap site. In order to 
be in such a position as to accept and return electrons from the channel so readily as is seen 
here, the local bias must necessarily influence the current through the site. We therefore 
conclude that the M-S interface cannot be the location of the trap sites.
We  initially  discount  the  SiNW/SiO2 interface  as  this  is  likely  to  be  already  highly 
populated with traps (e.g. a oxide trap density ~7×1012 cm-2 calculated for the device in 
Chapter 7), and there is no suitable mechanism to explain why a single oxide trap would 
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dominate  so  strongly above all  others.  However  if  we consider  the  possibility  of  two 
SiNWs physically crossing one another between the two contacts, then this may explain 
the observed noise. One SiNW may act as a charge trap, effectively gating the SiNW as is 
charges and discharges into the conducting SiNW. We would however expect some level of 
current modulation with  VDS and  VBG as  it  would alter  the local  potential  at  the SiNW 
crossing. This situation does however lend itself to explain the maximum of 3 observed 
charge levels. As a SiNW crossing is unlikely, we observe at most 2 crossed SiNWs within 
any set of contacts, as the possibility of 3 if sufficiently small as to not have been observed.
We therefore conclude that the exact mechanism for the observed burst noise is unknown, 
but  may  be  based  upon  pairs  of  crossing  SiNWs,  however  further  measurements  are 
needed in order to understand the underlying mechanism.
8.1.3   Temperature dependence
In order to more fully explore the conduction behaviour of the multi-wire devices, the I-V 
characteristics were measured from room temperature down to 20K. Multi-wire NWFET 
devices were first fabricated in the manner identical to those within this chapter. We note 
that the substrate oxide thickness was increased to ~1 μm, in order to be able to withstand 
the bonding process without shorting the contacts to the underlying Silicon. The increase in 
the oxide thickness would then require a similar increase in back-gate voltage to modulate 
the NW current. However, the gate voltage levels required are then > 30V, which may 
damage  the  device,  and  so  the  back-gate  was  not  used  during  low-temperature 
measurements.  The  devices  were  glued  into  a  ceramic  chip  carrier  and  the  individual 
device contact pads were bonded to the chip carrier contacts using a K&S 4500 Series wire 
bonder. The device was then placed in a vacuum within a Janis CCS 350T closed cycle 
refrigerator. This system allowed for a steady, controlled device temperature from 300K 
down to 20K. 
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Figure 8.5: IDS-VDS output  characteristics  of  a  multi-wire  SiNW FET at  a  range  of  
temperatures displayed on a (a) linear IDS axis and (b) logarithmic IDS axis.
The  IDS-VDS characteristics of a multi-wire device as  VDS is swept from 0V to 5V, as the 
temperature was varied from 300K – 20K in steps of 10K, are shown in Figure 8.5. At each 
temperature point, the system was allowed to stabilise for 5 minutes, until any temperature 
fluctuations had dropped to  well  below 1K. Both linear  and logarithmic  IDS scales are 
presented in  Figure 8.5(a) and (b),  to  more clearly show the extent  of the  IDS-VDS and 
temperature responses. The IDS-VDS characteristic is approximately exponential above ~1V 
as evident from the near linear relationship in Figure 8.5(b). A threshold voltage at  VDS = 
VDST = 1V can also be seen in Figure 8.5(b) by the rapid decrease in current at VDS < VDST. 
The  current  level  is  significantly  increased  from  previous  devices  up  to  a  maximum 
measured IDS of 2 μA at VDS = 5V at room temperature. As the temperature decreases, IDS 
decreases  by  a  full  four  orders  of  magnitude  at  VDS =  5V.  The  shape  of  the  IDS-VDS 
relationship remains largely the same, however VDST is seen to increase from 0.5V to 1V as 
the device temperature reduces from 300K to 20K.
The near-exponential relationship between IDS and VDS for this device is similar to that seen 
in  Chapter  6,  suggesting  that  the  contact  SB  may  be  dominating  the  characteristics. 
Additionally,  the  temperature  dependence  is  contrary  to  inversion-mode  MOSFET 
behaviour.  At lower temperatures we would expect  an increase in  carrier  mobility and 
therefore an increase  in  device current  in  the inversion layer  due largely to  decreased 
phonon scattering58. Alternatively, in the absence of inversion, we would expect minimal 
modulation of current as the silicon doping is degenerate, eliminating impurity ionisation 
effects ordinarily seen in bulk silicon. Instead we see here a significant decrease in IDS by 4 
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orders of magnitude. The cause of the current modulations is then either the contact SBs or 
any potential fluctuations along the SiNW caused by surface roughness or changes in trap 
density.
The increase in  IDS from previous devices may be attributed to the measurement of the 
device  in  a  vacuum.  A vacuum serves  to  remove from the  surface  all  weakly bonded 
species existing on the device in atmospheric conditions.  Here,  these species introduce 
positive surface charge, which can deplete the p-type NWs in our device. Removing this 
charge then increases the device current as the depletion is reduced.
Assuming  that  SBs  are  dominant  within  this  device,  we  can  expect  that  the  current 
characteristics are primarily due to one of two physical processes, electron tunnelling or 
thermionic emission. In the device in Chapter 6, thermionic emission was the dominant 
behaviour, as the device was measured at room temperature, and the specifics of the barrier 
height and shape allowed for this to dominate over any quantum tunnelling. However as 
we  lower  the  temperature  down  to  20K,  the  available  thermal  energy  for  thermionic 
emission  drops  significantly,  and  tunnelling  becomes  a  larger  proportion  of  the  total 
current. Therefore, if we consider only the temperature variation at the upper end of the 
range measured in Figure 8.5, then we can assume that thermionic emission is most likely 
the dominant current mechanism. To confirm this, an  Arrhenius plot is made in Figure 
8.6(a)  of ln(IBarrier) versus  1000/T.   The  plot  is  strongly  temperature  dependant  at 
temperatures above 100K, confirming the dominance of thermionic emission in this region. 
At  temperatures  below  100K,  the  temperature  variation  quickly  trends  to  a  constant, 
reflecting the dominance of tunnelling current,  which possesses only weak temperature 
sensitivity  in  comparison  to  thermionic  emission.  To  ensure  that  tunnelling  current 
influence is minimal, we use the temperature range of 300K to 200K to avoid the transition 
region seen in Figure 8.6(a) from 100K to 50K. If we then assume that the largest barrier in 
our parallel array of SiNWs within the device will dominate, we can calculate the IBarrier-
VBarrier relationship according to the thermionic emission equation (see Section 3.1.1).
(8.2)
where S is the SiNW channel cross-sectional area,  A* is the effective Richardson constant, 
T is the absolute temperature,  φB is the Schottky barrier height at  zero bias,  ΔφB is the 
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Schottky barrier lowering, e is the electronic charge and kB is the Boltzmann constant. As a 
range of temperature data is available, we can re-arrange the equation to better suit the 
available data. First we can disregard the  '-1' term at the right side of the equation if we 
consider  VBarrier over  a  minimum  of  0.2V,  leading  a  maximum  possible  error  ~0.1%. 
Dividing through Equation (8.2) by T2 we find:
(8.3)
A logarithm then reduces the equation to the form:
(8.4)
For a fixed bias  VBarrier, in graph of ln(IBarrier/T2) vs 1/T, we can then extract (φB  – Vbarrier, -  
ΔφB) from the gradient of the plot.
Figure 8.6: (a) Arrhenius plot of ln(IBarrier) versus 1000/T for a single mutli-wire NWFET 
device. (b) (φB – Vbarrier, - ΔφB) versus VDS extracted from the IDS-VDS temperature dependant 
data for three separate multi-wire NWFET devices. A fit it made to the data using equation  
(8.5) with a value of C ≈ 0.005.
Figure 8.6(b) shows the extracted effective barrier φ EF = (φB – Vbarrier, - ΔφB)  versus VDS for 
three separate multi-wire SiNW FETs. The three devices characterised in Figure 8.6(b) 
show approximately linear relationships between the effective barrier and VDS.  If we now 
introduce  the  more  complete  model  explored  in  Section  6.1.1,  we  can  calculate  the 
effective barrier φ EF according to the following equation:
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(8.5)
where EMAX is given by the depletion approximation (Section 3.1.2):
(8.6)
We note that the third and fourth terms of Equation (8.5) depend of VDS with a VDS1/2 and 
VDS1/4 relationship,  and  so  their  effect  on  the  shape  of  the  model  will  be  small  in 
comparison to the  CVDS term. An example fit is seen in Figure 8.6(b) (blue line) and is 
effectively  linear,  reflecting  the  dominance  of  CVDS.  Whilst  a  fit  can  be  made,  the 
sensitivity of the variables within the equation allow only a value of  C  ≈ 0.005  to  be 
extracted with any confidence. This value of  C is 30 times lower than that in the device 
investigated in Section 6.1.1, however we note that the maximum barrier extracted is also 
~25% that  of  the  device  in  Section  6.1.1.  We  can  therefore  surmise  that  the  relative 
influence  of  the contacts  barriers  to  the  SiNW in this  section is  reduced and so more 
voltage will be dropped across the SiNW, lowering C in the manner seen here. We attribute 
the large change in potential barrier height to the variability in morphology and surface 
state of the individual SiNWs within a single sample as observed in Figure 4.4.
The  non-linear  features  of  the  curves  of  Figure  8.6(b)  cannot  be  modelled  within  the 
theoretical  framework  for  a  single  SiNW utilised  in  equation  (8.4).  If  we  rethink  the 
assumption of a single  dominant  SiNW and consider  the relative influence of multiple 
SiNWs in parallel, then we may be able to account for the non-linearities seen in Figure 
8.6(b). However, the complexity of multiple Schottky Barrier systems in parallel make a 
detailed analytical assessment of the system difficult. 
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8.2     Conclusions
In this chapter, we have presented the I-V characteristics of SiNW FETs using an inter-
digitated 'comb' contact structure that allows for the capture of large numbers of NWs in 
parallel.  The  room  temperature  IDS-VDS characteristics  of  the  device  was  found  to  be 
qualitatively similar to measurements made on single SiNW devices, however was lacking 
the weak saturation observed in Section 6.1.1.  IDS-VBG measurements revealed a  ION/IOFF 
ratio reduced by 4 orders of magnitude. This was attributed to the aggregate I-V response 
of the parallel SiNWs, with the strongest gate coupled NWs dominating in the 'on' region, 
and weakest in the 'off' region, resulting in the flattening of the IDS-VBG characteristics.
Switching of IDS between 2-3 separate current levels was observed in some devices in the 
IDS-VBG measurements.  This switching was similar  in  structure to  'burst'  noise92 seen in 
many semiconductor devices. The noise measured in these devices however was found to 
be insensitive to the applied biases, remaining constant ~30 pA at all levels. This lack of 
bias control contradicts 'burst' noise models relying on trap filling in the contact region, the 
most likely source of noise in this device. However, the mechanism responsible for this 
behaviour is currently unclear and further measurements are necessary to fully understand 
the mechanism responsible for the noise.
IDS-VDS measurements  were  made  on  multiple  multi-wire  FET  devices  at  a  range  of 
temperatures,  from 300K to  20K,  to  further  explore  the  device  behaviour.  Decreasing 
temperature to 20K was seen to reduce current by four orders of magnitude, contrary to the 
behaviour  of  inversion-mode  MOSFETs  and  degenerately  doped  semiconductors,   and 
supporting the SB FET nature of our devices. By assuming thermionic emission as the 
dominant mechanism at temperatures > 200K, effective barrier heights, φEF = (φB – Vbarrier, -  
ΔφB),  were extracted for several devices to be ~20 – 100 meV. Use of the constant voltage 
ratio model developed in Section 6.1.1 lead to a value of 0.005 for C. The reduction in this 
value from a value of 0.15 measured in Section 6.1.1 was attributed to the decrease in the 
magnitude of the measured potential barrier. The variability in barrier height was attributed 
to the range of surface morphologies observed in SiNW fabrication.
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Chapter 9
NWFET Simulation
In  Chapter  6,  conduction  through  a  SiNW  FET  was  modelled  successfully  using 
thermionic emission of holes across a reverse-biased Schottky barrier, with barrier height 
modifications  due  to  the  image-force  charge,  and  generalised  electric  field-dependant 
effects.  This  model  was  fitted  to  the  experimental  data  to  allow for  the  extraction  of 
intrinsic barrier  height, and the influence of the gate electric-field. The model uses the 
following equations for the current density JSD, the barrier height modification ∆φB, and the 
SB interface electric field EMAX:
(9.1)
(9.2)
(9.3)
For clarity, the included terms are as follows: A* is the effective Richardson constant, T is 
the absolute temperature, φB is the Schottky barrier height at zero bias, e is the electronic 
charge, kB is the Boltzmann constant, C is the ratio of barrier voltage to device voltage VSD, 
α and β are the drain source and gate field(EG) dependant barrier lowering coefficients, and 
ζ is the valence band EV to Fermi level  EF offset in the SiNW. We include here also the 
expansion of the effective Richardson's constant given by the full Thermionic emission 
theory derived in Section 3.1.1. This is given by the equation:
(9.4)
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In this chapter, the full behaviour of this model is explored. All experimental variables, 
both those used to fit the experimental data, and those set by the physically known device 
parameters, are allowed to vary and their effect on the device characteristics is observed. 
9.1 Results and discussion
The values of the available experimental variables are chosen initially from those used in 
Section 6.1.1 in order to provide an appropriate baseline from which to study the effect of 
individual variables. Figure 9.1 below shows a JSD-VSD curve modelled from these baseline 
values, which are presented alongside for reference. 
SIMULATION VARIABLES
Variable Description Value
m*/me Effective mass tatio 1.15
T Temperature 300 K
eφB Built in barrier 0.6 eV
NA
Doping 
Concentration 1×10
19 cm-3
ζ Valance band to Fermi level offset 0.1 eV
EG Gate electric field 0 V/m
α
Field-dependant 
barrier lowering 
coefficient
0.6 nm
C Barrier voltage ratio 0.15
Figure 9.1: Simulated  plot  of  JSD-VSD characteristics  using  equations  (9.1)  to  (9.4).  
Linear plot of JSD inset. Values of all available experimental variables are listed alongside.
We chose the gate electric field to be zero in order to exclude its influence and simplify the 
simulation. α is then given a value of 0.6 nm, similar to that in Section 6.1.1 at EG = 0 V/m. 
Furthermore, the effective mass ratio is approximated here as the density of states effective 
mass ratio in the valence band m*dv, at 300K93. In this chapter,  JSD-VSD plots are presented 
with logarithmic  JSD scale due to the large changes in  JSD induced by the experimental 
variables.
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Material Properties
The doping level and effective mass factor are allowed to vary within a reasonable range. 
Modification of the doping level from 1×1017cm-3 to 1×1020cm-3  is seen in Figure 9.2(a) to 
strongly affect both the shape and magnitude of the  JSD-VSD relationship. From Equation 
(9.3) we see that the doping level directly affects the SB electric field approximation, in 
turn modifying the barrier lowering. The magnitude of the change in doping then leads to 
the large influence on JSD seen here. 
Figure 9.2: JSD-VSD characteristics with variations in (a) doping concentration and (b)  
effective mass ratio.
JSD increases by a factor of ~1×1010 at VSD = 7V as the doping concentration changes. The 
effect of VSD on JSD also increases with this change in doping concentration, as the ratio of 
JSD at VSD = 7V to JSD at VSD = 1V, increases from  ~1.8 to ~1.2×106. If there are changes to 
the effective mass, e.g. due to stress effects94,95, these simply act to scale JSD linearly, seen 
as a constant offset in the logarithmic scale in Figure 9.2(b). An increase in  m*/me then 
scales  JSD proportionally.  Across  both  variables,  the  threshold  voltage  at  VSD =  0.25V 
remains unchanged.
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Potential Barrier and Gating
In Figure 9.2, the JSD-VSD relationship is plotted as the built-in barrier height  φB is varied 
from 0.2eV to  1eV.  The  magnitude  of  JSD drops  exponentially  with  increasing  barrier 
height by a factor of ~1×1012 in this range.  The strength of this effect helps demonstrate 
the  dominance  of  the  barrier  lowering  effects  seen  in  Chapter  6  that  were  found  to 
determine the I-V characteristics. We also note the increased effect of VSD on JSD as  φB is 
lowered, as the ratio of JSD at VSD = 7V to JSD at VSD = 1V, increases from ~14 to ~110.
Figure 9.3: JSD-VSD characteristics with variations in (a) built in barrier height, (b) gate 
electric field, and (c) field-dependant barrier lowering coefficient α.
The effect of the gate field lowering term βEG is then studied as it is varied between ±0.4V. 
These values are chosen as they representative of the range of values extracted for the 
device analysed in Section 6.1.1. In Figure 9.3(b), JSD is plotted at selected values of VSD, as 
βEG varies within its range. The influence of βEG on JSD is exponential with JSD increasing 
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by a factor of ~1×1012 within the βEG range. An increase in VSD is seen to both multiply the 
JSD-βEG  relationship by a constant factor and weaken the effect of βEG. However VSD has as 
a significantly weaker effect on JSD than βEG within the ranges defined here. 
Figure 9.3(c) shows the influence of α on JSD-VSD as it is varied from 0.5 nm to 2 nm. α can 
be seen to primarily change the effect of  VSD on  JSD. As  α  controls the influence of the 
drain-source field lowering term, this behaviour is expected. The ratio of JSD at α = 2 nm to 
JSD at α = 0.5 nm, varies from ~2 at VSD = 0V to ~700 at VSD = 7V.
Figure 9.4: (a)  βEG-VBG relationship  from  device  of  Section  6.1.1  with  2nd order  
polynomial  fit.  (b)  Simulated  JSD-VBG characteristics  with  variations  in  VSD.  (c)  IDS-VBG 
transfer characteristics of device from Section 6.1.1. (d) Simulated JSD-VBG characteristics 
with α increased to 2 nm.
In order to relate the field lowering term βEG  to the applied gate voltage VBG, we use the 
values from the model of Section 6.1.1. Figure 9.4(a) shows these experimental  values 
plotted  with  a  second  order  polynomial  approximation.  We  attribute  the  non-linear 
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relationship to the complex nature of the interaction of the applied gate-field with the SB 
potential. The approximation is then used to transform βEG of Figure 9.3(b) to VG to create 
the JSD-VG relationship in Figure 9.4(b). In order to evaluate this relationship, the IDS-VBG of 
the device analysed in Chapter 6 is presented for reference in Figure 9.4(c). The qualitative 
relationship is similar between the two sets of data, with an approximately exponential 
drop in JSD as VBG rises from up to a weak VBG threshold ~2V above which JSD drops more 
rapidly. The strength of the  VSD modulation of  JSD is noticeably weaker in the simulated 
curve, however it is possible to modify this with an increase in  α from 0.6 nm to 2 nm 
(Figure 9.4(d)).
Voltage Scaling and Temperature Dependence
Figure 9.5(a) shows the JSD-VSD characteristics as the ratio  C of the barrier voltage to the 
applied device voltage, is changed from 0.1 to 1. This change has the effect of scaling the 
VSD axis  by the value of the ratio  C.  As such,  as  C increases to  1,  JSD is  increased in 
magnitude and shape as the influence of  VSD on  JSD is scaled linearly.  As an additional 
effect of the scaling, the VSD voltage threshold VSD = 0.25V at C = 0.1, is also reduced by a 
factor of C.
The temperature dependence of the  JSD-VSD relationship is then simulated as  T is varied 
from  300K  to  50K.  Figure  9.5(b)  shows  T to  be  the  experimental  variable  with  the 
strongest  influence  on  JSD,  as  JSD is  reduced  by  ~30  orders  of  magnitude  across  the 
temperature range.  We note  that  this  effect  is  significantly stronger than that  observed 
experimentally in Section 8.1.2. An Arrhenius plot of this data is then shown in Figure 
9.5(c), with the Arrhenius plot of a device analysed in Chapter 8 shown in Figure 9.5(d) for 
comparison. The experimental data in Figure 9.5(d) is seen to consist of three regions, the 
high temperature (1000/T < 7) linear region, the low temperature (1000/T > 20) constant 
ln(JSD) region, and the transition region in between. The high temperature region conforms 
well with the linear trend of Figure 9.5(c), suggesting that thermionic emission dominates 
here. The temperature-insensitive region at 1000/T < 20 suggest the presence of another 
conduction mechanism within the device, most likely quantum-mechanical tunnelling. This 
tunnelling then accounts for the difference in the observed strength of  JSD modulation to 
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that calculated in Figure 9.5(b). At low temperatures, its current will dominate over the 
reduced thermionic current,  confining the influence of thermionic emission to the high 
temperature region (T > 150K). Within this region, the calculated modulation of JSD is of 
similar order to that seen experimentally, further supporting this hypothesis.
Figure 9.5: JSD-VSD characteristics with variations in (a) barrier to device voltage ratio  
C and (b) temperature. Arrhenius plots of (c)simulated and (d) experimentally observed  
temperature dependent data (device from Chapter 8).
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9.2 Conclusions
In this  chapter the behaviour of the thermionic emission transport  model formulated in 
Chapter  6  has  been  explored.  The  variables  within  the  transport  equations  have  been 
allowed to vary and their effect studied. Modification of the material doping is seen to have 
a strong effect of device current, increasing JSD by a factor of as much as  ~1×1010 as the 
doping is varied from 1×1017cm-3 to 1×1020cm-3.  The effect of the effective mass ratio is 
weak in comparison, instead introducing a proportional change in JSD. The built in potential 
barrier is found to be of similar influence to the material doping,  with an increase of JSD by 
a factor of ~1×1012 as the barrier height is varied from 0.2 eV to 1 eV. Variation of α is then 
seen to modulate the influence of VSD on JSD, as VSD more strongly increases JSD with larger 
α.
The influence of the gate field EG was then studied in detail. Modulation of JSD by βEG had 
an exponential dependence as expected from the transport equations. The  JSD-βEG curve 
was  then  converted  to  a  JSD-VBG relationship  by use  of  the  experimental  VBG-βEG data 
obtained from the measurements of Section 6.1.1. The resulting  JSD-VBG  relationship was 
found to be qualitatively similar to the experimentally data of Section 6.1.1.
Finally the effect of the voltage scaling and temperature were investigated. The influence 
of voltage scaling C was found to be similar to that of α, increasing the  influence of VSD on 
JSD with larger C. Variation of the temperature was found to be the strongest influence on 
JSD, with a  reduction in current of ~30 orders of magnitude as T reduces to 50K from 300K 
This  model  was  found to  conform to  experimental  data  at  high  temperature  (>150K). 
Below this temperature, experimental data showed the presence of another, temperature-
insensitive  conduction  mechanism  dominating  over  thermionic  emission,  most  likely 
quantum-mechanical tunnelling. This effect is not included within the transport equations 
of this chapter.
144
CHAPTER 10:   CONCLUSION AND FURTHER WORK
Chapter 10
Conclusion and Further Work
10.1 Conclusion
This thesis has investigated the electronic conduction mechanisms of SiNW FET devices 
using MACE prepared NWs. The SiNWs were examined by FESEM and TEM and found 
to have high aspect ratio (~3000) and a diameter from 50 – 200 nm.  Analysis of atomic 
resolution TEM images then revealed that the SiNW is crystalline with a thin ~1 – 4 nm 
amorphous shell,  likely associated with the native oxide.  Additionally the SiNWs were 
seen to possess a rough, but crystalline outer surface region ~1 - 10 nm. It was found that 
the surface roughness was likely caused by the preferential etching of the silicon dopant 
atoms. 
The  development  of  reliable,  high  performance  device  contacts  was  then  discussed. 
Preliminary work using sputter-coating of the contact metals showed moderate success, 
with ~12% of devices fabricated with chromium/gold contacts  successfully conducting. 
However,  the  poor  device  performance  and  non-linear  I-V  relationship  implied  high 
impedance,  non-ohmic contacts.  Attempts at  improving contact  quality using thermally 
evaporated  aluminium contact  metal,  and  high  temperature  annealing,  resulted  in  non-
conducting devices, lowered device current, and 'spiking' of the aluminium contacts.
FIB deposition of  platinum was then used  to  fabricate  a  four  contact  device.  The I-V 
response remained non-linear,  however  current  levels  were significantly increased,  and 
contact resistance was characterised ~700 kΩ. Four-point probe measurements removed 
the  influence  of  the  contacts  and  showed  the  SiNW  I-V  relationship  to  be  linear, 
demonstrating the contacts to be SBs and the source of the non-linear behaviour.
It was concluded from this preliminary investigation that the the higher deposition energies 
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of certain deposition techniques was the primary driver of increased contact quality. This 
would allow for  the  metal  to  penetrate  through the  rough surface layer  to  contact  the 
regular crystalline core directly. To a lesser extent the choice of metal was also found to 
influence the contact quality, with a higher work function increasing contact quality. Thus 
thermally  evaporated  titanium  was  chosen  as  a  desirable  contact  metal,  with  a  high 
temperature  anneal  used  to  drive  diffusion  and  simulate  higher  deposition  energy.  In 
addition,  the  annealing  process  would  drive  the  formation  of  titanium silicide,  a  low 
resistance alloy commonly used in industry as a contact.
It was found that devices fabricated using annealed titanium contacts and increased SiNW 
doping showed improved current levels of ~100 nA at VDS = 5V. The addition of a contact 
to the underlying substrate silicon then allowed for back-gating of the SiNW FETs, with an 
ION/IOFF ~1500 demonstrated with an applied back-gate bias of ±4V. Analysis of the gating 
behaviour  of  a  representative  device  showed  that  the  ISD-VSD characteristics  could  be 
accurately modelled by thermionic emission of holes across a reverse-biased source SB, 
with lowering of the SB height by image-force and field dependant lowering due to the 
influence of applied drain-source bias and gate bias separately. The influence of the back-
gate bias was found to be modelled by modification of the drain-source field dependant 
barrier lowering term, and the addition of a gate field dependant barrier lowering term. The 
effect of the SiNW was modelled by considering the voltage drop across the barrier to be a 
constant fraction C of the total voltage applied to the device, with a device of the form C = 
0.044VSD3 at VSD < 1.5V. This low bias deviation was attributed to the influence of potential 
variations within the SiNW channel, likely caused by the large surface roughness. A four-
point probe device was also constructed and used to extract an improved contact resistance 
of ~90 - 200 kΩ, consisting of both the fixed contact resistance and the large bias SB 
resistance asymptote. Four-point probe measurements used to eliminate the influence of 
the  contacts  were  used  to  confirm  the  validity  of  the  constant  voltage  ratio  C 
approximation of the previous devices.
The  behaviour  of  an  inverted  dual-gate  SiNW  FET  was  then  presented.  The  I-V 
characteristics showed channel current saturation with both drain/source and gate voltages, 
and a drain/source voltage threshold for current. Both the saturation current and threshold 
voltages were found to be back-gate modulated. The influence of the top-gate was found to 
be small due to the its small width relative to the length of the SiNW. Analysis of the 
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device characteristics revealed good agreement with the long channel MOSFET model, 
with  the  influence  of  contact  SB  limited  to  the  presence  of  a  drain-source  threshold 
voltage. Consideration of the contacts resistances allowed for the extraction of an intrinsic 
transconductance  gm0 = 12 nS and  μFE ~100 cm2/Vs. The decrease in mobility from the 
bulk value of μFE ~200 cm2/Vs was attributed to the surface roughness of the SiNWs.
The performance  of  large arrays  of  parallel  SiNWs was then studied using  multi-wire 
FETs. The  IDS-VDS characteristics of the device were found to be qualitatively similar to 
measurements  made  on  single  SiNW devices,  however  the  aggregate  response  of  the 
parallel array of NWs was found to 'flatten' the gate response, reducing the ION/IOFF ratio to 
~4 from ~1500 for single SiNW devices. Oscillations in the IDS-VBG response were found to 
be  characteristics  of  'burst'  noise  seen  in  many semiconductor  devices.  However,  this 
behaviour did not correlate with known mechanisms, and so its source is currently unclear. 
Temperature  dependant  measurement  were  then  made  on  several  multi-wire  FETs. 
Decreasing temperatures were seen to reduce current by four orders of magnitude, contrary 
to the behaviour of inversion-mode MOSFETs and degenerately doped semiconductors, 
and supported the model of contact SB domination of the FET behaviour of our devices. 
By assuming that  thermionic  emission  dominates  the  device  current  at  temperatures  > 
200K, the effective barrier heights,  φEF =  (φB  – Vbarrier, -  ΔφB),   were extracted for several 
devices. These were found to range from ~30 meV to 100 meV.  The constant ratio model 
of Vbarrier to VDS used in Chapter 6 was used to successfully model the φEF - VDS behaviour, 
confirming its validity.
Finally the behaviour of the thermionic emission model developed for the devices in this 
thesis was explored. The effect of the variables within the transport equations were found 
to vary greatly, with values such as SiNW doping able to modify current by up to a factor 
of  1010 as the doping was changed from 1016cm-3 to 1020cm-3. This sensitivity affirms the 
validity of the thermionic emission model. Variable values used and extracted in Chapter 6 
were  all  physically  valid  despite  the  high  sensitivity  of  the  output  to  these  values. 
Temperature  variation  was  found  to  influence  current  more  strongly  that  observed 
experimentally.  We attributed  this  to  the presence  of  temperature-insensitive  tunnelling 
current in addition to the thermionic emission modelled using our transport equations. This 
current dominates as the thermionic emission contribution falls, and is seen in the results of 
Chapter 8 as a low temperature current asymptote.
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The work in this thesis has furthered the understanding of the contact-dominated electronic 
conduction system formed with MACE prepared SiNWs. The low-cost, bulk fabrication 
method was found to result in large variations in both surface morphology and contact 
quality,  with their  electronic conduction dominated by SB height modulated thermionic 
emission across SBs at the source/drain contacts. For future application of MACE prepared 
SiNWs in thermoelectric and solar applications, the knowledge of the SiNW conduction 
mechanisms and contact systems will assist greatly in the production and understanding of 
functioning devices in these areas. 
10.2 Further work
Throughout the course of the work presented in this thesis, a number of different avenues 
of research presented themselves. These are detailed within this section.
Gated multiwire temperature dependence
The  temperature  dependant  measurements  of  Chapter  8  allowed  for  the  extraction  of 
effective barrier height of the multi-wire NWFETs, but the true barrier height was obscured 
by the influence of the applied bias. By the replacement of the current wedge-bonding 
technique with lower energy ball-bonding, the shorting of the back-gate oxide would be 
mitigated. This would allow for a thinner substrate oxide layer and the use of the back-gate 
during low temperature measurements. As outlined by Appenzeller  et al96, the use of the 
gate relationship to the effective barrier height in a NW system can be used to extract the 
true barrier height.
Burst noise 
The 'burst'  noise identified in Section 8.1.1 was found to remain at  a constant ~30 pA 
magnitude across all  values  of applied gate and drain-source bias.  This behaviour  was 
found not to correlate to standard mechanisms applicable to our SiNW system. Further 
measurement  of  the  noise,  taking  particular  note  of  the  pulse  widths  and  temperature 
dependence92 would allow us to understand the underlying physical mechanism.
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Single SiNW temperature dependence
The barrier data of Chapter 8 was measured using the aggregate behaviour of the multiple 
NWs  within  the  device  in  parallel.  The  measurement  of  a  single  SiNW FET at  low 
temperatures  would  allow  for  further  exploration  of  the  contact  potential  barrier 
characteristics. The device gating would allow for the extraction of more information about 
the influence of the gate bias on the barrier height, and allow for further development of 
the NWFET analytical model explored in Chapter 9.
Buried oxide device
The brief oxidation of the NW surface performed on the devices in Chapters 6 – 8 was 
found  to  significantly  improve  the  stability  of  the  electrical  measurements.  As 
demonstrated by Hayden et al78, by extending this basic principle to instead bury the entire 
device  under  a  thick  SiOx layer,  the  performance  of  the  NWFETs  could  be  greatly 
increased. Additionally, the device lifetime could be greatly extended as the device would 
no longer interact with the local atmosphere.
Variable and ultra-narrow channel length (~100nm)
Although  the  SBs  at  the  drain  and  source  contacts  were  found  to  dominate  the  I-V 
characteristics of the NWFETs, the fitted model of Chapter 6 required that only a small 
fraction of the applied device voltage would drop across these barriers. The large length of 
the  SiNWs,  and  any  potential  variations  within  these  NWs,  likely  accounted  for  the 
majority of the voltage drop, and the low-voltage deviation to the constant voltage ratio 
model. By variation of the SiNW length, and scaling down to the nano-scale (~100nm) 
region, the validity of this assumption could be tested and its behaviour further explored. 
As the device behaviour is determined almost exclusively by the behaviour of the contacts, 
the device length could then theoretically be scaled down to the depletion region width, 
and so be scaled to sub 100nm.
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APPENDIX A: Silicon nanowire fabrication
Step Process Time Parameters/Comments
1 Si Wafer Clean - Acetone, IPA, DI water rinse
2 Immerse Si wafer in EMD 
solution
10 minutes 20 ml AgNO3 + 20ml HF
3  Add nitrate to enhance Si 
etching
2 hours 0.5g NH4NO3 + 4.5g DI water
4 Ag removal 4-12 hours HNO3
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APPENDIX B: FET fabrication
Step Process Time Parameters/Comments
1 Si Wafer Oxidation 2.4 hours 1100°C with 1.5 litre/min O2 feed 
2 SiNW deposition - Solution  dropped  onto  substrate  and 
allowed to evaporate.
3  SiNW Oxidation 10 minutes 850°C with 1.5 litre/min O2 feed 
4 Spin ~300 nm 
LOR-3A layer
- 1)   500 rpm, 500 rpm2, 10 seconds
2)  3000 rpm, 500 rpm2, 40 seconds
5 Soft-bake 5 minutes Hotplate at 170°C
6 Spin ~1 μm
S1813 resist layer
- 1)   500 rpm, 500 rpm2, 10 seconds
2)  5000 rpm, 500 rpm2, 40 seconds
7 Soft-bake 5 minutes Hotplate at 115°C
8 Resist UV exposure 45 seconds 7 ± 1 mW/cm2 at λ=405 nm
9 Develop 45 seconds MF319 dip; DI water rinse.
10 Undercut bake 5 minutes Hotplate at 125°C
11 Undercut Develop 90 seconds MF319 dip; DI water rinse.
12 Native oxide etch 10 seconds BHF dip; dual-DI water bath rinse
13 Metal Deposition - Thermal Evaporation of 50 nm Ti
at < 2.0 × 10-6 mbar
14 Lift-Off 1 hour 1165 resist remover at 65°C; IPA rinse
15 RTA anneal 30 700°C
16 Repeat steps 1-14
(omit step 12)
- Replace 50nm of Ti in step 13 with 
200nm of Al
17 RTA anneal 30 200°C
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